Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-08-30
2005-08-30
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C375S219000
Reexamination Certificate
active
06938112
ABSTRACT:
The present invention discloses a method and apparatus for preventing contention on a common data bus between a CPU and a peripheral device with which the CPU exchanges data. A transceiver with bus hold is used to connect the bus connections of the CPU and peripheral. Control logic receives a CPU data strobe signal and generates control signals for the transceiver and the peripheral. After these control signals go inactive, the peripheral outputs transition to the high impedance state and the bus hold circuits maintain the last peripheral output data valid for reading by the CPU at the end of its read cycle. As soon as the CPU goes to a write cycle and drives the data bus, the bus hold circuits automatically switch to follow the new data.
REFERENCES:
patent: 5592509 (1997-01-01), McClear et al.
patent: 5634034 (1997-05-01), Foster
patent: 5768550 (1998-06-01), Dean et al.
patent: 5881142 (1999-03-01), Frankel et al.
patent: 5963620 (1999-10-01), Frankel et al.
patent: 6075784 (2000-06-01), Frankel et al.
patent: 6141339 (2000-10-01), Kaplan et al.
U.S. Appl. No. 09/197,044, filed Nov. 20, 1998, Way et al.
U.S. Appl. No. 09/226,575, filed Jan. 7, 1999, Rush et al.
U.S. Appl. No. 09/650,985, filed Aug. 30, 2000, Kaplan et al.
U.S. Appl. No. 09/650,560, filed Aug. 30, 2000, Kaplan et al.
U.S. Appl. No. 09/653,105, filed Aug. 31, 2000, Dale et al.
U.S. Appl. No. 09/675,585, filed Sep. 29, 2000, Goodrich.
U.S. Appl. No. 09/687,683, filed Oct. 12, 2000, Bayerl et al.
U.S. Appl. No. 09/689,365, filed Oct. 12, 2000, Goodrich.
U.S. Appl. No. 09/702,933, filed Oct. 31, 2000, Mahaney.
U.S. Appl. No. 09/711,113, filed Nov. 9, 2000, Goodrich et al.
U.S. Appl. No. 09/727,201, filed Nov. 30, 2000, Mahaney et al.
Stanley Hronik,Designing With Bus Hold, 1996, pp. 59-60, Integrated Device Technology, Inc.
Author unknown,SN74LVCH245 Octal Bus Transceiver With 3-State Outputs, Jul. 1995, pp. 1-6, Texas Instruments.
Author unknown,LVC Characterization Information, Dec., 1996, pp. 14-15, Texas Instruments.
Bayerl Thomas R.
Tumas Christopher M.
Dang Khanh
Sprint Communications Company L.P.
LandOfFree
Use of bus hold to prevent bus contention between high speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Use of bus hold to prevent bus contention between high speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Use of bus hold to prevent bus contention between high speed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3484723