Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2004-05-12
2010-06-29
Stiglic, Ryan M (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S315000
Reexamination Certificate
active
07747808
ABSTRACT:
An electronic device, operating as a USB host, has an embedded processor and a system memory, connected by a memory bus. A host controller integrated circuit does not need to master the system memory, but instead acts purely as a slave. The embedded processor is then adapted to write the data to the host controller integrated circuit in the form of transfer-based transactions.
REFERENCES:
patent: 5974486 (1999-10-01), Siddappa
patent: 6119190 (2000-09-01), Garney
patent: 6470409 (2002-10-01), Ridgeway
patent: 6496869 (2002-12-01), Cheng
patent: 6742076 (2004-05-01), Wang et al.
patent: 6748466 (2004-06-01), Leete
patent: 7003613 (2006-02-01), Wang et al.
patent: 7007119 (2006-02-01), Howard et al.
patent: 7028109 (2006-04-01), Saito et al.
patent: 7028111 (2006-04-01), Chang et al.
patent: 7035948 (2006-04-01), Liang et al.
patent: 7058747 (2006-06-01), Chang et al.
patent: 7093118 (2006-08-01), Nalawadi et al.
patent: 7281074 (2007-10-01), Diefenbaugh et al.
patent: 7340554 (2008-03-01), Lee et al.
patent: 2002/0116565 (2002-08-01), Wang et al.
patent: 2003/0005272 (2003-01-01), Nalawadi et al.
patent: 2004/0093437 (2004-05-01), Leete
patent: 2004/0111543 (2004-06-01), Leete et al.
patent: 2005/0033896 (2005-02-01), Wang et al.
patent: 2007/0011386 (2007-01-01), Ng et al.
patent: 2007/0028011 (2007-02-01), Lee et al.
patent: 2007/0208895 (2007-09-01), Chang et al.
patent: 2007/0208896 (2007-09-01), Chang et al.
patent: 0530363 (1993-03-01), None
patent: 0632390 (1995-01-01), None
patent: 8339210 (1996-12-01), None
patent: 2005504392 (2005-02-01), None
patent: 2005527877 (2005-09-01), None
patent: 03029996 (2003-04-01), None
patent: 03029998 (2003-04-01), None
Intel Corporation; “Universal Host Controller Interface (UHCI) Design Guide”; Intel Corporation; Revision 1.1; Mar. 1996; all pages.
Compaq et al.; “Open Host Controller Interface Specification for USB”; Compaq et al; Revision 1.0a; Sep. 14, 1999; all pages.
Chang Yeow Khai
Ng Chee Yu
Sharma Kawshol
Vertenten Bart
Satagaj Thomas J.
Seed IP Law Group PLLC
ST-Ericsson SA
Stiglic Ryan M
LandOfFree
USB host controller with memory for transfer descriptors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with USB host controller with memory for transfer descriptors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and USB host controller with memory for transfer descriptors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4204327