Uprom memory cells for non-volatile memory devices...

Details Uprom memory cells for non-volatile memory devices... Uprom memory cells for non-volatile memory devices...

1999-03-25

2001-08-07

Wojciechowicz, Edward (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S299000, C257S321000, C257S392000, C257S396000

Reexamination Certificate

active

06271571

ABSTRACT:

TECHNICAL FIELD
The present invention relates to UPROM memory cells for non-volatile memory devices integrated on semiconductors.
More specifically, but not exclusively, the invention relates to a UPROM redundancy cell incorporating at least one memory element of EPROM or flash type, having a control terminal and a conduction terminal to be driven, a register with inverters connected to the memory element by at least one transistor.
BACKGROUND OF THE INVENTION
As is well known, one of the main difficulties that are encountered when producing memory devices integrated on semiconductors on very large-scale basis is the yield of the respective production process. It happens indeed that at the end of the production process, the defectiveness of the memory cell matrix is such to render the device not usable. The cell matrix takes up the prevalent part of the circuitry area of the memory device and the probability is therefore very high that a serious production defect could arise just in the circuitry portion taken up by the matrix.
As the integrated memory devices of EPROM and flash type have a relatively low yield, the prior art has tried to find a remedy for this drawback by equipping the cell matrix with additional rows and/or columns that can be used to replace defective rows or columns that show malfunction following the testing of the device. In order to use the redundant rows and columns it is necessary to have memory elements, called UPROM cells available for the addressing of redundancy.
Those skilled in the art have a through knowledge of the design and use techniques of the redundancy rows and columns and of the respective selection circuitry. The latter allows a re-addressing of the memory in such a way to replace the addresses containing defective bits with the functioning ones existing in the redundancy rows or columns.
At present, the continuous evolution of the technology and the general trend to cost reduction in the semiconductor market leads to the design of memory devices that, their performance being equal, take up a smaller circuit area.
In
FIG. 1
there is shown a schematic view of a UPROM redundancy cell realized according to the prior art.
The UPROM redundancy cell comprises at least one memory element P
0
of EPROM or Flash type, which has a control terminal and a conduction terminal X to be driven. The cell furthermore includes a latch register constituted of two inverters I
1
, I
2
connected to the memory element, as well as MOS transistors (represented by M
2
) which connect the memory element to a power supply reference Vdd at low voltage.
In a first power-up phase, by means of a transistor M
16
receiving a high signal POR, the latch is unbalanced in such a way to have a logic “0” on the side of the “q” node and a logic “1” on the side of the “latch” node.
If the Flash cell P
0
was written, i.e., if its threshold voltage was greater than 4 or 5 V, it would not absorb current and therefore the latch would stay in its state of rest.
If instead the Flash cell P
0
is erased, i.e., if it has a threshold voltage lower than 2.5 V, it will start to conduct when the two voltage values UGV and Vb will have reached their steady state operation value, equal to about 3 V and 1.5 V respectively. At this point latch
2
could be unbalanced and taken into a state in which the I
1
inverter output is at a high logic value while the I
2
inverter output is at a low logic value.
Even if advantageous upon different points of view, this solution does not offer particularly reduced dimensions as it requires as cell equipment various types of transistors to carry out the different operations of set, reset, reading and programming.
SUMMARY OF THE INVENTION
An embodiment of the present invention is directed to a UPROM cell having such structural and functional features to take up a particularly reduced circuit area and even being suitable for working at a low power supply voltage.
The embodiment allows the realization of UPROM matrix cells in such a way to share the same switch and XOR circuits for different cells.
This would overcome the limits and the drawbacks of the actual solutions suggested by the prior art for memory devices at low voltage.
The embodiment includes a UPROM memory element incorporating a Flash cell and a latch register connected to each other and to the external circuitry though pass transistors.
The UPROM memory element includes a pass transistor which connects a conduction terminal of the Flash cell to a data line. Advantageously, a pull-up transistor is associated to the cell to connect the data line to a power supply voltage reference. The pull-up transistor is in common with a plurality of cells associated with a common data line.
The features and the advantages of the UPROM memory element will become clear from the following description of an embodiment thereof, which is herein given as example for illustrative and not limiting purposes with reference to the attached drawings.


REFERENCES:
patent: 6140181 (2000-10-01), Forbes et al.

Affiliated with

Also associated with

Rating

Uprom memory cells for non-volatile memory devices... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Uprom memory cells for non-volatile memory devices..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Uprom memory cells for non-volatile memory devices... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2470420