Error detection/correction and fault detection/recovery – Pulse or data error handling – Transmission facility testing
Reexamination Certificate
2006-06-13
2006-06-13
DeCady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Transmission facility testing
C714S715000, C714S719000
Reexamination Certificate
active
07062688
ABSTRACT:
A technique for adjusting a communication system involves a link, where the link includes a data line arranged to transmit a data signal and a clock line adapted to transmit a clock signal. The technique uses one or more counters to test the transmission across the link. Dependent on one or more of these counters, a test circuit, connected to the link, compares a known test pattern signal to a latched test pattern signal transmitted on the data line. The test circuit includes an adjustment circuit arranged to generate an adjustable clock signal from the clock signal, where the adjustable clock signal determines when to latch the transmitted test pattern signal The test circuit adjusts a timing of the adjustable clock signal relative to the data signal of the link.
REFERENCES:
patent: 4451916 (1984-05-01), Casper et al.
patent: 4542380 (1985-09-01), Beckner et al.
patent: 4545013 (1985-10-01), Lyon et al.
patent: 4562573 (1985-12-01), Murano et al.
patent: 4731588 (1988-03-01), Addis et al.
patent: 5844762 (1998-12-01), Yamamura et al.
patent: 5956349 (1999-09-01), Watanabe et al.
patent: 5963023 (1999-10-01), Herrell et al.
patent: 6345365 (2002-02-01), Takahashi et al.
patent: 6400724 (2002-06-01), Yao
patent: 6463109 (2002-10-01), McCormack et al.
patent: 6700390 (2004-03-01), Gauthier et al.
patent: 6781355 (2004-08-01), Gauthier et al.
patent: 6822345 (2004-11-01), Gauthier et al.
patent: 6842351 (2005-01-01), Gauthier et al.
patent: 6909203 (2005-06-01), Gauthier et al.
patent: 2003/0107452 (2003-06-01), Novak
patent: 2003/0197430 (2003-10-01), Gauthier et al.
patent: 2003/0222655 (2003-12-01), Gauthier et al.
patent: 2004/0049708 (2004-03-01), Thomas et al.
patent: 2004/0076025 (2004-04-01), Gauthier et al.
patent: 2004/0123166 (2004-06-01), Gauthier et al.
patent: 2004/0124715 (2004-07-01), Huang et al.
patent: 2004/0165406 (2004-08-01), Gauthier et al.
patent: 2004/0169571 (2004-09-01), Chang et al.
patent: 2005/0110551 (2005-05-01), Bonaccio et al.
Na et al., “The Effects of On-Chip and Package Decoupling Capacitors and an Efficient ASIC Decoupling Methodology”, IEEE, 2004.
Bai et al., “Simultaneous Switching Noise and Resonance Analysis of On-Chip Power Distribution Network”, IEEE, 2002.
Na et al., “Modeling and Simulation of Core Switching Noise for ASICs”, IEEE, 2002.
Garben et al., “Frequency Dependencies of Power Noise”, IEEE, 2002.
O'Sullivan et al., “Developing a Decoupling Methodology with SPICE for Multilayer Circuit Boards”, IEEE, 1998.
Jong et al., “Modeling and Simulation of Switching Noise Including Power/Ground Plance Resonance for High Speed GaAs FET Logic (FL) Circuits”, IEEE, 1995.
Amick Brian W.
Gauthier Claude R.
Liu Dean
Roy Aninda K.
Alphonse Fritz
DeCady Albert
Osha-Liang LLP
Sun Microsystems Inc.
LandOfFree
Updating high speed parallel I/O interfaces based on counters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Updating high speed parallel I/O interfaces based on counters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Updating high speed parallel I/O interfaces based on counters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3708391