Update scheme for impedance controlled I/O buffers

Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 87, 326 50, H03K 1716

Patent

active

057511616

ABSTRACT:
A method and circuit are disclosed for changing the output impedance of an impedance controlled buffer from an initial impedance to a final impedance, while minimizing data transmission errors. The buffer has a plurality of impedance control inputs, with each of the plurality of impedance control inputs receiving a corresponding one of a plurality of bits of a binary coded impedance control signal. The output impedance of the buffer is controlled as a function of a value of the impedance control signal. First, the value of the impedance control signal is changed from an initial value corresponding to the initial output impedance to an intermediate value corresponding to an intermediate output impedance which is less than the initial output impedance. Next, the intermediate value of the impedance control signal is changed to a final value corresponding to the final output impedance.

REFERENCES:
patent: 4404620 (1983-09-01), Sullivan et al.
patent: 4719369 (1988-01-01), Asano et al.
patent: 4743841 (1988-05-01), Takeuchi
patent: 4970454 (1990-11-01), Stambaugh et al.
patent: 5055715 (1991-10-01), Inaba
patent: 5068547 (1991-11-01), Gascoyne
patent: 5095267 (1992-03-01), Merrill et al.
patent: 5341039 (1994-08-01), Fukumoto
patent: 5444637 (1995-08-01), Smesny et al.
patent: 5448182 (1995-09-01), Countrymen et al.
patent: 5481208 (1996-01-01), Huang
patent: 5486786 (1996-01-01), Lee
patent: 5559447 (1996-09-01), Rees
patent: 5596285 (1997-01-01), Marbot et al.
patent: 5621335 (1997-04-01), Andresen

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Update scheme for impedance controlled I/O buffers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Update scheme for impedance controlled I/O buffers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Update scheme for impedance controlled I/O buffers will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-984388

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.