Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-03-15
2011-03-15
Zaman, Faisal M (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S020000, C710S021000, C710S058000, C718S102000
Reexamination Certificate
active
07908421
ABSTRACT:
According to some embodiments, an apparatus may be capable of exchanging information with t potential universal serial bus endpoints, where t is an integer greater than 1. Moreover, x endpoint state machines may be established, where x is an integer greater than 1 and less than t. A first endpoint state machine may then be assigned to a first potential endpoint having a pending work item. Before the apparatus has completed the pending work item associated with the first potential endpoint, the first endpoint state machine may be flushed, and the first endpoint state machine may be re-assigned to a second potential endpoint.
REFERENCES:
patent: 6145045 (2000-11-01), Falik et al.
patent: 6185641 (2001-02-01), Dunnihoo
patent: 6205501 (2001-03-01), Brief et al.
patent: 6266715 (2001-07-01), Loyer et al.
patent: 6353866 (2002-03-01), Fensore et al.
patent: 6523081 (2003-02-01), Karlsson et al.
patent: 6678760 (2004-01-01), Brief
patent: 6721332 (2004-04-01), McAlear
patent: 6804243 (2004-10-01), Humphrey et al.
patent: 6816929 (2004-11-01), Ueda
patent: 6862643 (2005-03-01), Wu et al.
patent: 7000035 (2006-02-01), Uchizono et al.
patent: 7222201 (2007-05-01), Augustin et al.
patent: 7272676 (2007-09-01), Saito et al.
patent: 7506084 (2009-03-01), Moerti et al.
patent: 7526594 (2009-04-01), Tseng et al.
patent: 7657684 (2010-02-01), Guo et al.
patent: 2005/0273541 (2005-12-01), Hayenga et al.
patent: 2006/0026333 (2006-02-01), Parr et al.
patent: 2007/0174533 (2007-07-01), Tseng et al.
patent: 2007/0214276 (2007-09-01), Panabaker et al.
patent: 1102173 (2001-05-01), None
patent: 2002300228 (2002-10-01), None
patent: 2004362544 (2004-12-01), None
patent: 2006065859 (2006-03-01), None
patent: 2009093418 (2009-04-01), None
patent: WO 9963448 (1999-12-01), None
Jolfaei et al., “High Speed USB 2.0 Interface for FPGA Based Embedded Systems,” Dec. 10-12, 2009, Embedded and Multimedia Computing, 2009. EM-Com 2009. 4th International Conference on , pp. 1-6.
Foster et al., “Sub-nanosecond Distributed Synchronisation via the Universal Serial Bus,” Oct. 1-3, 2007, Precision Clock Synchronization for Measurement, Control and Communication, 2007. ISPCS 2007. IEEE International Symposium on , pp. 44-49.
Tual et al., “USB full speed enabled smart cards for consumer electronics applications,” Jun. 14-16, 2005, Consumer Electronics, 2005. (ISCE 2005). Proceedings of the Ninth International Symposium on , pp. 230-236.
Li et al., “A high-speed data acquisition system based on FPGA,” Test and Measurement, Dec. 5-6, 2009, ICTM '09, International Conference on , vol. 1, pp. 290-293.
Buckley Maschoff & Talwalkar LLC
Intel Corporation
Zaman Faisal M
LandOfFree
Universal serial bus endpoint context caching does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Universal serial bus endpoint context caching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal serial bus endpoint context caching will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2701784