Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Patent
1997-08-12
1999-10-26
Lee, Thomas C.
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
710 4, 710 52, G06F 1314
Patent
active
059744863
ABSTRACT:
A versatile USB controller comprises a serial interface engine (SIE) for connection with a host. The SIE is capable of simulating a disconnect/connect sequence in situations where a reboot of the device is appropriate. The controller further includes a control store for keeping track of multiple endpoints of a device. A FIFO provides data transfer between each of the endpoints and the host. A state machine provides transaction sequencing with the host for each endpoint. In a variation of the preferred embodiment, a second FIFO is included to provide additional buffering capability.
REFERENCES:
patent: 4203001 (1980-05-01), Condon
patent: 4958342 (1990-09-01), Williams et al.
patent: 4979167 (1990-12-01), McCool
patent: 5437031 (1995-07-01), Kitami
patent: 5535197 (1996-07-01), Cotton
patent: 5568134 (1996-10-01), Cannon et al.
patent: 5721722 (1998-02-01), Kato et al.
patent: 5860119 (1999-01-01), Dockser
CYPRESS Data Sheet for CY7C634xx Controllers, Mar. 21, 1997.
INTEL Data Sheet for 8x930Ax USB Controller, 1997.
CAE Data Sheet, Feb. 1997.
Atmel Corporation
Lee Thomas C.
Schneck Thomas
Yuan Chien
LandOfFree
Universal serial bus device controller comprising a FIFO associa does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Universal serial bus device controller comprising a FIFO associa, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal serial bus device controller comprising a FIFO associa will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776034