Universal memory bus and card

Details Universal memory bus and card Universal memory bus and card

2000-03-29

2003-09-09

Rinehart, Mark H. (Department: 2189)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S008000, C710S063000, C710S074000, C713S100000, C711S115000

Reexamination Certificate

active

06618784

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to a memory bus architecture, and in particular to a single memory bus capable of communicating data and programming signals to an expandable and reconfigurable system memory.
Modern electronic computer systems utilize memory to store instructions and data which are necessary to make the computer function properly. The memory which stores instructions and data is referred to as system memory. System memory is often made up of a mix of different memory types to fulfill a variety of requirements. One common memory type is programmable read only (PROM) memory. PROM memory is often used to store the initial code for starting the computer, commonly referred to as boot code. Another common memory type is dynamic random access (DRAM) memory. DRAM memory provides fast data storage and retrieval times and is commonly used to during computer operation. A third type of memory is referred to as disk memory. Disk memory typically provides a very large storage space and is used to store the programs that are loaded into the DRAM memory as well as other large blocks of computer information. A fourth type of memory is serial memory. Serial memory is often used to store the last state of the computer system and therefore is not required to be large in size or fast in execution.
The various elements of system memory are normally placed in different physical locations in the computer system.
For instance, the PROM and serial memory may be in semiconductor devices placed on the same board next to the host computer central processing unit (CPU). DRAM memory may reside on removable cards called DIMM or SIMM modules that are then inserted into sockets physically near the CPU. The disk memory may be in a semi-removable enclosure physically separated some distance from the CPU.
Data is communicated between the CPU and the system memory over one or more memory buses. One known bus architecture uses separate buses, each connected to a different memory type within the system memory. As shown in
FIG. 1
, a general purpose memory bus
25
connects the CPU
10
to the PROM memory
30
, while a high speed DRAM bus
15
connects the CPU
10
to the DRAM memory
20
. The CPU
10
may be connected to its disk memory
40
indirectly through a controller
35
which itself is connected to the general purpose system bus
25
. The CPU
10
may be connected to the serial memory
45
using a serial bus
47
.
Typically, each bus has a protocol which defines how information is communicated between the CPU and the connected memory device. The general purpose bus
25
, for instance, may employ a protocol which requires transmission of acknowledgment signals between the CPU and the system memory as an indication that the desired data has been received. In contrast, the bus connecting the CPU and DRAM memory may not require acknowledgment signals which, in some cases, tend to slow down data transfer.
The multiple memory bus architecture of
FIG. 1
provides the advantages of reliable and fast data transfer through the use of dedicated memory buses. However, the multiple bus architecture is costly since its implementation often requires redundant use of the CPU signal lines and multiple connectors to the various memory devices. Further, because each memory type may employ some programmable memory devices and each memory type is accessed through separate bus lines requiring different protocols, programming these memory devices is often complicated and time consuming.
What is needed is a single memory bus architecture which can carry data and provide programming access to each memory device used within the system memory. Further advantageous would be a single memory bus which could accommodate additional or different types of memory devices subsequently added to the system memory. Providing the attributes of data and programming accessibility over a single memory bus enables the placement of the entire system memory on one or more physically and electrically similar universal memory cards. With the system memory residing on universal memory card(s), the user can easily configure the initial system memory and, if the need arises, reconfigure or upgrade the system memory to meet future system memory requirements.
SUMMARY OF THE INVENTION
The present invention provides a universal memory bus for communicating data and providing programming access to all memory devices within the system memory. In one embodiment the universal memory bus includes a primary channel for communicating operating system data from the system memory to the host system CPU, an identification channel for communicating data describing the device composition of the system memory, and a programming channel for communicating programming signals between the system memory and the host system CPU. In another embodiment, the universal memory bus further includes an expansion channel for communicating data and programming signals to a memory device subsequently added to the system memory. The universal memory bus provides complete data and programming accessibility to the system memory along with a memory expansion capability to accommodate subsequently added memory devices.
The present invention also provides for a universal memory card herein referred to as an X-Card. The universal memory card includes a circuit board having numerous electrical contact points, an on-card system memory coupled to the electrical contact points, whereby the on-card system memory uses a first memory device to store operating system data, and a definition device to store identification data describing the device composition of said on-card system memory. The universal memory card additionally includes a single memory bus having a primary channel consisting of a first group of the electrical contact points for communicating the operating system data from the first memory device, an identification channel consisting of a second group of electrical contact points for communicating the identification data from said definition device, and a programming channel consisting of a third group electrical contact points for providing programming access to the first memory device and the definition device. In another embodiment, the universal memory card further includes an expansion bus within the universal memory bus for communicating data between a memory device subsequently added to the system memory and the central processing unit. When connected to the host system, the X-Card provides the host system a completely accessible, expandable and reconfigurable system memory.


REFERENCES:
patent: 4156926 (1979-05-01), Hartman
patent: 4757439 (1988-07-01), Stinson et al.
patent: 4951248 (1990-08-01), Lynch
patent: 5361373 (1994-11-01), Gilson
patent: 5565704 (1996-10-01), Tokuno
patent: 5628028 (1997-05-01), Michelson
patent: 5696917 (1997-12-01), Mills et al.
patent: 5732406 (1998-03-01), Bassett et al.
patent: 5758056 (1998-05-01), Barr
patent: 5831890 (1998-11-01), Selna et al.
patent: 5877975 (1999-03-01), Jigour et al.
patent: 5923682 (1999-07-01), Seyyedy
patent: 5946276 (1999-08-01), Ridges et al.

Affiliated with

Also associated with

Rating

Universal memory bus and card does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Universal memory bus and card, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal memory bus and card will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3019516