Universal load address/value prediction using stride-based...

Details Universal load address/value prediction using stride-based... Universal load address/value prediction using stride-based...

2006-01-10

2006-01-10

Pan, Daniel H. (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Branching

C712S248000

Reexamination Certificate

active

06986027

ABSTRACT:
This invention is a method and system for hybrid prediction of load addresses and/or values. The new scheme for value prediction provides prediction based on last values and strides, as well as context prediction, without the use of a sophisticated switching scheme between several predictors. The system collects patterns of deltas of subsequent values instead of the values itself in a first table. Thus, a last value prediction can be achieved by predicting a ‘pattern’ of just one stride equal to zero. A stride predictor uses a pattern of one constant stride. And a certain pattern of values is modeled by recording the pattern of deltas between the values and adding the deltas to the last value. The switching scheme is inherently included in the system itself and operates basically by immediate evaluation of counters in the pattern history table.

REFERENCES:
patent: 5222767 (1993-06-01), Eickemeyer et al.
patent: 5919256 (1999-07-01), Widigen et al.
patent: 5996060 (1999-11-01), Mendelson et al.
patent: 6516409 (2003-02-01), Sato
patent: 63-284673 (1988-11-01), None
patent: 2503984 (1996-04-01), None
patent: 8-504977 (1996-05-01), None
patent: 9-231203 (1997-09-01), None
patent: 11-272466 (1999-10-01), None
Path-Based Next Trace Prediction; Jacobson, Q., Rotenberg, E., Smith, J.E.; Dec. 1-3, 1997; Microarchitecture, 1997; pp. 14-23.
“Highly Accurate Data Value Prediction Using Hubrid Predictors”, K. Wang et al., Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, IEEE, 1997, pp. 281-290.
“Global Context-Based Value Prediction”, T. Nakra et al., Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, IEEE, 1999, pp. 4-12.
“Value Prediction for Speculative Multithreaded Architectures”, MICRO-32, Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture, IEE International Comp. Soc., 1999, pp. 230-236.
“The Predictability of Data Values”, Y. Sazeides et al., Proceedings of the 30th Annual ACM/IEEE International Sympsium on Microarchitectures, IEEE Comp. Soc., 1997, pp. 248-258.
“Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications”, L. Codrescu et al., IEEE Transaction on Computers, vol. 50, No. 1, Jan. 2001, pp. 67-82.

Affiliated with

Also associated with

Rating

Universal load address/value prediction using stride-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Universal load address/value prediction using stride-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal load address/value prediction using stride-based... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3555613