Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-02-27
2007-02-27
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10148458
ABSTRACT:
A universal hardware device including at least one plurality of cells for storing data; and at least one programmable matrix coupled to the at least one plurality of cells, whereby a plurality of hardware applications may be implemented by selectively storing data in the cells and selectively programming the matrix to connect at least one of the cells to at least one of the cells.
REFERENCES:
patent: 4984192 (1991-01-01), Flynn
patent: 5359536 (1994-10-01), Agrawal et al.
patent: 5457410 (1995-10-01), Ting
patent: 5477475 (1995-12-01), Sample et al.
patent: 5526278 (1996-06-01), Powell
patent: 5543640 (1996-08-01), Sutherland et al.
patent: 5621650 (1997-04-01), Agrawal et al.
patent: 5778439 (1998-07-01), Trimberger et al.
patent: 5815715 (1998-09-01), Kucukcakar
patent: 5815726 (1998-09-01), Cliff
patent: 5821773 (1998-10-01), Norman et al.
patent: 5894228 (1999-04-01), Reddy et al.
patent: 5909450 (1999-06-01), Wright
patent: 5911059 (1999-06-01), Profit, Jr.
patent: 5991907 (1999-11-01), Stroud et al.
patent: 6018490 (2000-01-01), Cliff et al.
patent: 6020759 (2000-02-01), Heile
patent: 6026230 (2000-02-01), Lin et al.
patent: 6028809 (2000-02-01), Schleicher et al.
patent: 6031391 (2000-02-01), Couts-Martin et al.
patent: 6034536 (2000-03-01), McClintock et al.
patent: 6058452 (2000-05-01), Rangasayee et al.
patent: 6058492 (2000-05-01), Sample et al.
patent: 6069489 (2000-05-01), Iwanczuk et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6085317 (2000-07-01), Smith
patent: 6091258 (2000-07-01), McClintock et al.
patent: 6097211 (2000-08-01), Couts-Martin et al.
patent: 2315 583 (1998-02-01), None
patent: 2321 989 (1998-08-01), None
patent: WO 99/52049 (1999-10-01), None
Mahapatra, N.R., et al,Hardware-Efficient and Highley-Reconfigurable 4- and 2-Track Fault-Tolerant Designs for Mesh-Connected Multicomputers, Proceedings of the 26thInternational Symposium on Fault-Tolerant Computing. Sendai, JP., Jun. 25-27, 1996, Proceedings of the International Symposium on Fault-Tolerant Computing, Los Alamitos, IEEE Comp. Soc. Press, Us, vol. Conf. 26, Jun. 25, 1996, pp. 272-281, XP000679291, ISBN: 0-8186-7261-7.
http://www.ti.com/sc/docs/asic/cad/cad.htm.
http://www.versity.com/html/specbased.html.
http://www.wsdmag.com/library/penton/archives/wsd/January1998/261.html.
http://www.cstp.umkc.edu/personal/cjweber/spiral.html.
U. Tietze, CH. Schenk, “Halbleiter-Schaltungstechnik”, 5thedition, Springer-Verlag Berlin, Heidelberg, New York, 1980, pp. 491, 492.
International Preliminary Examination Report for corresponding PCT Application No. PCT/IL00/00797.
Cellot, Inc.
Knobbe Martens Olson & Bear LLP
Lin Sun James
LandOfFree
Universal hardware device and method and tools for use... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Universal hardware device and method and tools for use..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Universal hardware device and method and tools for use... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3872186