Static information storage and retrieval – Read/write circuit – For complementary information
Patent
1980-01-08
1982-02-16
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
For complementary information
365154, G11C 700, G11C 800
Patent
active
043162649
ABSTRACT:
Each bistable cell of a memory matrix is uniquely accessed through a row transistor and a column transistor connected in series between one node of the bistable cell and the data-in. During WRITE, a single row is accessed activating all of the gates on the row transistors of that row, and a single column is accessed activating all of the gates on the column transistors of that column. Only the addressed cell at the intersection of the accessed row and column has both the row and column transistors turned on establishing a conductive path to the data line. All of the remaining cells on the accessed row and column have only one of their access transistors turned on. The other access transistor of these partially accessed cells remains non-conductive. The data-in on the data line is either high ("1") or low ("0") driving the addressed cell into one of two storage states. During READ only the addressed cell at the intersection of the accessed row and column has a conductive path to the high read voltage on the data line. The storage state of the addressed cell causes the data line voltage to either load down or to remain high. Write and read disturb are prevented because all of the remaining cells have at least one of their two access transistors turned off. The write and read isolation reduces the cell stability requirement to a very small trickle current necessary to maintain the node capacitance in the cell. The charge on these capacitances may be replenished periodically by charge pumping the load device. Read disturb of the accessed cell is avoided by employing a regenerative sense amplifier which restores the accessed data after each read cycle.
REFERENCES:
patent: 3550097 (1970-12-01), Reed
patent: 4035782 (1977-07-01), Goser
patent: 4134150 (1979-01-01), Shiga
patent: 4134151 (1979-01-01), O'Connell et al.
patent: 4209851 (1980-06-01), Ponder
Wiedmann, "High-Density Static Bipolar Memory", 1973 IEEE International Solid-State Circuits Conference Digest of Tech. Papers, 2/14/73, pp. 56-57.
Spampinato et al, "High-Speed Complementary Memory Cell", IBM Tech. Disc. Bul., vol. 14, No. 6, 11/71, pp. 1723-1725.
LandOfFree
Uniquely accessed RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Uniquely accessed RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Uniquely accessed RAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-945357