Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Patent
1997-08-06
1998-11-17
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
438624, 438631, 438619, 438782, 438763, H01L 2156
Patent
active
058376186
ABSTRACT:
A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposition of the nonconformal source material is stopped and a flowable insulating material, such as spin on glass, is coated on nonconformal insulating material to fill the remaining gaps. After etching the surfaces of the nonconformal and flowable insulating materials, another insulating layer is deposited and planarized to the desired overall thickness of the insulation. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines. The resulting structure of the interconnection level comprises a layer of insulation between and on the conductive lines with the dielectric constant of the insulation between the pairs of conductive lines with gap of 0.5 or less being, in combination with the void, at least about 3 or lower, and substantially all of the remaining gaps are filled with the flowable insulating material and are void free with a composite dielectric constant of greater than about 3.5.
REFERENCES:
patent: 4654269 (1987-03-01), Lehrer
patent: 5124014 (1992-06-01), Foo et al.
patent: 5132774 (1992-07-01), Matsuura et al.
patent: 5275977 (1994-01-01), Otsubo et al.
patent: 5310700 (1994-05-01), Lien et al.
patent: 5319247 (1994-06-01), Matsuura
patent: 5416355 (1995-05-01), Kudoh
patent: 5523615 (1996-06-01), Cho et al.
patent: 5531834 (1996-07-01), Ishizuka et al.
patent: 5534731 (1996-07-01), Cheung
patent: 5539243 (1996-07-01), Matsuki
patent: 5545919 (1996-08-01), Ueda et al.
patent: 5587344 (1996-12-01), Ishikawa
patent: 5605867 (1997-02-01), Sato et al.
patent: 5691573 (1997-11-01), Avanzino et al.
patent: 5716888 (1998-02-01), Lur et al.
Avanzino Steven
Cheung Robin
Erb Darrell
Advanced Micro Devices , Inc.
Bowers Jr. Charles L.
Nguyen T.
LandOfFree
Uniform nonconformal deposition for forming low dielectric const does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Uniform nonconformal deposition for forming low dielectric const, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Uniform nonconformal deposition for forming low dielectric const will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-884162