Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-08-25
1999-12-07
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711206, G06F 1210
Patent
active
060000066
ABSTRACT:
A flash-memory system provides solid-state mass storage as a replacement to a hard disk. A unified re-map table in a RAM is used to arbitrarily re-map all logical addresses from a host system to physical addresses of flash-memory devices. Each entry in the unified re-map table contains a physical block address (PBA) of the flash memory allocated to the logical address, and a cache valid bit and a cache index. When the cache valid bit is set, the data is read or written to a line in the cache pointed to by the cache index. A separate cache tag RAM is not needed. When the cache valid bit is cleared, the data is read from the flash memory block pointed to by the PBA. Two write count values are stored with the PBA in the table entry. A total-write count indicates a total number of writes to the flash block since manufacture. An incremental-write count indicates the number of writes since the last wear-leveling operation that moved the block. Wear-leveling is performed on a block being written when both total and incremental counts exceed system-wide total and incremental thresholds. The incremental-write count is cleared after a block is wear-leveled, but the total-write count is never cleared. The incremental-write count prevents moving a block again immediately after wear-leveling. The thresholds are adjusted as the system ages to provide even wear.
REFERENCES:
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5341339 (1994-08-01), Wells
patent: 5371709 (1994-12-01), Fisher et al.
patent: 5379401 (1995-01-01), Robinson et al.
patent: 5388083 (1995-02-01), Assar et al.
patent: 5396468 (1995-03-01), Harari et al.
patent: 5406529 (1995-04-01), Asano
patent: 5432748 (1995-07-01), Hsu et al.
patent: 5448577 (1995-09-01), Wells et al.
patent: 5459850 (1995-10-01), Clay et al.
patent: 5479638 (1995-12-01), Assar et al.
patent: 5485595 (1996-01-01), Assar et al.
patent: 5488711 (1996-01-01), Hewitt et al.
patent: 5500826 (1996-03-01), Hsu et al.
patent: 5509134 (1996-04-01), Fandrich et al.
patent: 5513138 (1996-04-01), Manabe et al.
patent: 5524231 (1996-06-01), Brown
patent: 5530828 (1996-06-01), Kaki et al.
patent: 5535328 (1996-07-01), Harari et al.
patent: 5535356 (1996-07-01), Kim et al.
patent: 5542082 (1996-07-01), Solhjell
patent: 5548741 (1996-08-01), Watanabe
patent: 5559956 (1996-09-01), Sukegawa
patent: 5568423 (1996-10-01), Jou et al.
patent: 5568439 (1996-10-01), Harari
patent: 5572466 (1996-11-01), Sukegawa
patent: 5594883 (1997-01-01), Pricer
patent: 5602987 (1997-02-01), Harari et al.
patent: 5603001 (1997-02-01), Sukegawa et al.
patent: 5606529 (1997-02-01), Honma et al.
patent: 5606532 (1997-02-01), Lambrache et al.
patent: 5619470 (1997-04-01), Fukumoto
patent: 5627783 (1997-05-01), Miyauchi
patent: 5640349 (1997-06-01), Kakinuma et al.
patent: 5737742 (1998-04-01), Achiwa et al.
patent: 5802554 (1998-09-01), Caceres et al.
patent: 5819307 (1998-10-01), Iwamoto et al.
Bruce Ricardo H.
Bruce Rolando H.
Christie Allan J.
Cohen Earl T.
Auvinen Stuart T.
Bit Microsystems, Inc.
Chan Eddie P.
Portka Gary J.
LandOfFree
Unified re-map and cache-index table with dual write-counters fo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unified re-map and cache-index table with dual write-counters fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unified re-map and cache-index table with dual write-counters fo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-836534