Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2006-01-31
2006-01-31
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S005000, C711S106000
Reexamination Certificate
active
06993637
ABSTRACT:
A memory system for multiple processors includes a unified memory including a plurality of memory banks, and a memory controller coupled to the unified memory. The memory controller receives requests from the multiple processors, each of the requests including information of a memory address. The memory controller selects one of the memory banks by asserting a request signal only for a memory bank including the requested memory address, and provides the requesting processor with a requested memory operation on the selected memory bank.
REFERENCES:
patent: 5895481 (1999-04-01), Yap
patent: 6272600 (2001-08-01), Talbot et al.
patent: 6400626 (2002-06-01), Williams et al.
patent: 6453400 (2002-09-01), Maesako et al.
patent: 6456676 (2002-09-01), O'Connor et al.
patent: 2002/0174292 (2002-11-01), Morita et al.
Bataille Pierre-Michel
LSI Logic Corporation
Thelen Reid & Priest LLP
LandOfFree
Unified memory system for multiple processors and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unified memory system for multiple processors and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unified memory system for multiple processors and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3529498