Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2011-03-15
2011-03-15
Lee, Thomas (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
C310S320000
Reexamination Certificate
active
07908493
ABSTRACT:
A mechanism is provided for unified management of power, performance, and thermals in computer systems. This mechanism incorporates elements to effectively address all aspects of managing computing systems in an integrated manner, instead of independently. The mechanism employs an infrastructure for real-time measurements feedback, an infrastructure for regulating system activity, component operating levels, and environmental control, a dedicated control structure for guaranteed response/preemptive action, and interaction and integration components. The mechanism provides interfaces for user-level interaction. The mechanism also employs methods to address power/thermal concerns at multiple timescales. In addition, the mechanism improves efficiency by adopting an integrated approach, rather than treating different aspects of the power/thermal problem as individual issues to be addressed in a piecemeal fashion.
REFERENCES:
patent: 5557548 (1996-09-01), Gover et al.
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5719800 (1998-02-01), Mittal et al.
patent: 5796637 (1998-08-01), Glew et al.
patent: 5832284 (1998-11-01), Michail et al.
patent: 5974557 (1999-10-01), Thomas et al.
patent: 6112318 (2000-08-01), Jouppi et al.
patent: 6233531 (2001-05-01), Klassen et al.
patent: 6275782 (2001-08-01), Mann
patent: 6351724 (2002-02-01), Klassen et al.
patent: 6546359 (2003-04-01), Week
patent: 6678777 (2004-01-01), Rao et al.
patent: 6792392 (2004-09-01), Knight
patent: 6836849 (2004-12-01), Brock et al.
patent: 7047471 (2006-05-01), Monfared et al.
patent: 7051221 (2006-05-01), Clabes et al.
patent: 7194545 (2007-03-01), Urien
patent: 7194645 (2007-03-01), Bieswanger et al.
patent: 7197419 (2007-03-01), Floyd et al.
patent: 7340378 (2008-03-01), Floyd et al.
patent: 7382366 (2008-06-01), Klock et al.
patent: 7475175 (2009-01-01), Klein et al.
patent: 7533003 (2009-05-01), Floyd et al.
patent: 7681054 (2010-03-01), Ghiasi et al.
patent: 2002/0073255 (2002-06-01), Davidson et al.
patent: 2004/0216113 (2004-10-01), Armstrong et al.
patent: 2004/0236993 (2004-11-01), Adkisson et al.
patent: 2004/0237003 (2004-11-01), Adkisson
patent: 2005/0021292 (2005-01-01), Vock et al.
patent: 2005/0081101 (2005-04-01), Love et al.
patent: 2005/0102539 (2005-05-01), Hepner et al.
patent: 2005/0108591 (2005-05-01), Mendelson et al.
patent: 2005/0155021 (2005-07-01), DeWitt, Jr. et al.
patent: 2005/0177344 (2005-08-01), Khaleel
patent: 2005/0183065 (2005-08-01), Wolczko et al.
patent: 2005/0283677 (2005-12-01), Adkisson et al.
patent: 2006/0179359 (2006-08-01), Floyd et al.
patent: 2007/0001715 (2007-01-01), Brown et al.
patent: 2007/0033425 (2007-02-01), Clark
patent: 2007/0052453 (2007-03-01), Wald
patent: 2007/0266263 (2007-11-01), Lee et al.
patent: 2007/0285080 (2007-12-01), Abuhamdeh et al.
patent: 2008/0065912 (2008-03-01), Bodner et al.
patent: 2008/0082844 (2008-04-01), Ghiasi et al.
patent: 2008/0091962 (2008-04-01), Cepulis et al.
patent: 2008/0133180 (2008-06-01), Floyd et al.
patent: 2008/0281476 (2008-11-01), Bose et al.
patent: 2008/0307238 (2008-12-01), Bieswanger et al.
patent: 2009/0187777 (2009-07-01), Clark
U.S. Appl. No. 11/549,138, filed Oct. 13, 2006, Carpenter et al.
U.S. Appl. No. 11/539,225, filed Oct. 6, 2006, Brenner et al.
Chase, et al., “Identifying Deterministic Performance Boost Capability of a Computer System”, USPTO U.S. Appl. No. 12/274,534, Image File Wrapper printed from PAIR Aug. 30, 2010, 1 page.
Ghiasi, Soraya et al., “Scheduling for Heterogeneous Processors in Server Systems”, RC23488 (W0501-036) Computer Science, IBM Search Report, IBM Research Division, Jan. 11, 2005, 19 pages.
Kotla, Ramakrishna et al., “Characterizing the Impact of Different Memory-Intensity Levels”, IEEE 7th Annual Workshop on Workload Characterization, Oct. 2004, 8 pages.
Kotla, Ramakrishna et al., “Scheduling Processor Voltage and Frequency in Server and Cluster Systems”, RC23425 Revised (W0507-140) Computer Science, IBM Research Report, Jul. 19, 2005, 14 pages.
May, John M., “MPX: Software for Multiplexing Hardware Performance Counters in Multithreaded Programs”, IPDPS Proceedings, 2001, 9 pages.
Zhu, Yongkang et al., “Localized Microarchitecture-Level Voltage Management”, IEEE International Symposium on Circuits and Systems, May 21-24, 2006, pp. 37-40.
Bieswanger Andreas
Floyd Michael S.
Ghiasi Soraya
Hartman Steven P.
Keller, Jr. Thomas W.
Choudhury Zahid
Gerhardt Diana R.
International Business Machines - Corporation
Lee Thomas
Tkacs Stephen R.
LandOfFree
Unified management of power, performance, and thermals in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unified management of power, performance, and thermals in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unified management of power, performance, and thermals in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2756999