Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2011-04-05
2011-04-05
Nguyen, Khai M (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S159000, C341S161000, C341S162000
Reexamination Certificate
active
07920084
ABSTRACT:
A system, apparatus and method for a folding analog-to-digital converter (ADC) are described. The general architecture of the folding ADC includes an array (1-N) of cascaded folding amplifier stages, a distributed array of fine comparators, and an encoder. Each folding amplifier stage includes folding amplifiers that are configured to receive inputs from a prior stage, and also generate output signals for the next stage. The folding amplifiers output signals for a given stage are evaluated by a corresponding comparator stage, which may include multiple comparators, and also optionally coupled to an interpolator. The outputs of the comparators from all stages are collectively evaluated by the encoder, which generates the output of the folding ADC. Unlike conventional folding ADCs that require fine and coarse channels, the presently described folding ADC provides conversion without the need for a coarse channel. The encoder can also be arranged to facilitate recursive error correction.
REFERENCES:
patent: 4599602 (1986-07-01), Matzuzawa et al.
patent: 4931797 (1990-06-01), Kagawa et al.
patent: 5719578 (1998-02-01), Bohme
patent: 6346904 (2002-02-01), Gaillard et al.
patent: 6950051 (2005-09-01), Lee et al.
patent: 6972706 (2005-12-01), Snoeijs
patent: 7403149 (2008-07-01), Kim
patent: 2007/0115162 (2007-05-01), Kim
patent: 1020020010973 (2002-02-01), None
Cheng-Chung Hsu, et al., A 10b 200MS/s Pipelined Folding ADC with Offset Calibration, 2007 IEEE, p. 151-154.
Seung-Chul Lee, et al., “A 9-Bit 80-MS/s CMOS Pipelined Folding A/D Converter with an Offset Canceling Technique”, ETRI Journal, vol. 29, No. 3, Jun. 2007, p. 408-410.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration dated May 10, 2010 in connection with International Patent Application No. PCT/US2009/005225.
Pieter Vorenkamp, et al., “A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC”, IEEE Journal of Solid-State Circuits, vol. 32, No. 12, Dec. 1997, p. 1876-1886.
Klaas Bult, et al., “An Embedded 240-Mw 10-b 50-MS/s CMOS ADC in 1-mm2”, IEEE Journal of Solid-State Circuits, vol. 32, No. 12, Dec. 1997, p. 1887-1895.
Gian Hoogzaad, et al., “A 65-Mw, 10-bit, 40-Msample/s BiCMOS Nyquist ADC in 0.8 mm2”, IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, p. 1796-1802.
National Semiconductor Corporation
Nguyen Khai M
LandOfFree
Unified architecture for folding ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unified architecture for folding ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unified architecture for folding ADC will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2629931