Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2009-06-05
2010-11-09
Chase, Shelly A (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07831888
ABSTRACT:
A controller includes a link interface that is to couple to a first link to communicate bi-directional data and a second link to transmit unidirectional error-detection information. An encoder is to dynamically add first error-detection information to at least a portion of write data. A transmitter, coupled to the link interface, is to transmit the write data. A delay element is coupled to an output from the encoder. A receiver, coupled to the link interface, is to receive second error-detection information corresponding to at least the portion of the write data. Error-detection logic is coupled to an output from the delay element and an output from the receiver. The error-detection logic is to determine errors in at least the portion of the write data by comparing the first error-detection information and the second error-detection information, and, if an error is detected, is to assert an error condition.
REFERENCES:
patent: 3893072 (1975-07-01), D'Antonio et al.
patent: 4363125 (1982-12-01), Brewer et al.
patent: 4369510 (1983-01-01), Johnson et al.
patent: 4468731 (1984-08-01), Johnson et al.
patent: 4543628 (1985-09-01), Pomfret
patent: 4604750 (1986-08-01), Manton et al.
patent: 4970714 (1990-11-01), Chen et al.
patent: 5404361 (1995-04-01), Casorso et al.
patent: 5490153 (1996-02-01), Gregg et al.
patent: 5502733 (1996-03-01), Kishi et al.
patent: 5553231 (1996-09-01), Papenberg et al.
patent: 5559956 (1996-09-01), Sukegawa
patent: 5687183 (1997-11-01), Chesley
patent: 5729550 (1998-03-01), Nakajima et al.
patent: 5751932 (1998-05-01), Horst et al.
patent: 5751955 (1998-05-01), Sonnier et al.
patent: 5987628 (1999-11-01), Von Bokern et al.
patent: 6003151 (1999-12-01), Chuang
patent: 6038679 (2000-03-01), Hanson
patent: 6048090 (2000-04-01), Zook
patent: 6125470 (2000-09-01), Hee et al.
patent: 6208663 (2001-03-01), Schramm et al.
patent: 6212660 (2001-04-01), Joeressen et al.
patent: 6308294 (2001-10-01), Ghosh et al.
patent: 6314541 (2001-11-01), Seytter et al.
patent: 6373842 (2002-04-01), Coverdale et al.
patent: 6438723 (2002-08-01), Kalliojarvi
patent: 6697986 (2004-02-01), Kim et al.
patent: 6700867 (2004-03-01), Classon et al.
patent: 6745364 (2004-06-01), Bhatt et al.
patent: 6760814 (2004-07-01), Corrogan
patent: 6779150 (2004-08-01), Walton et al.
patent: 6883130 (2005-04-01), Wilhelmsson et al.
patent: 6941493 (2005-09-01), Phelps
patent: 6977888 (2005-12-01), Frenger et al.
patent: 7310757 (2007-12-01), Ngo et al.
patent: 7570447 (2009-08-01), Koga et al.
patent: 2006/0077750 (2006-04-01), Pescatore
Digital Equipment Corp., “Software Product Description, Product Name: HSC Software, Ver. 6.5,” Jun. 1992.
Digital Equipment Corp., “Software Product Description, Product Name: HSC High Performance Software, Ver. 8.6,” Jun. 1996.
Geisler, J., “Error Detection & Correction,” Taylor University, Computer & System Sciences Dept., Sep. 16, 2005.
Haas, Jon, et al., “Advances in Server Memory Technology,” presented at Spring 2005 Intel Developers Forum, San Francisco, CA, Mar. 1, 2005.
Hanna, P., Lecture 9 “Error Detection and Correction,” Queen's University-Belfast, Jan. 3, 2005.
Hodgart, M.S., et al., “A (16,8) Error Correcting Code (T=2) for Critical Memory Applicatons,” DASIA@000, Montreal, Canada, May 22-26, 2000.
Kilbuck, Kevin, et al., “Fully Buffered DIMM—Unleashing Server Capacity,” Micron Technology, Inc., Apr. 8, 2005.
May, Phil, et al., “HiPER: A Compact Narrow Channel Router with Hop-by-Hop Error Correction,” IEEE Transactions on Parallel and Distributed Systems, vol. 13, No. 5, May 2002, pp. 485-498.
Siewiorek, D., Lecture Handout “20 Fault Tolerance & Memory Hierarchy,” Carnegie Mellon University, Nov. 23, 1998.
International Preliminary Report on Patentability for International Application No. PCT/US07/011733, dated Aug. 12, 2008.
“Error Detection and Correction,”Logic and Computer Design Fundamentals, 3rdEd., Pearson Education, 2004, pp. 1-5.
“Forward error correction,” Wikipedia, http://en.wikipedia.org/wiki/forward—error—correction, Jun. 2006.
“ECC Memory,” Answers.com, http://www.answers.com/topic/eec-memory, Jun. 26, 2006.
Wang Yuanlong
Ware Frederick A.
Chase Shelly A
Morgan & Lewis & Bockius, LLP
Rambus Inc.
LandOfFree
Unidirectional error code transfer method for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Unidirectional error code transfer method for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Unidirectional error code transfer method for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4181487