Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2007-02-27
2007-02-27
Ha, Nathan W. (Department: 2814)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C257S666000, C257S678000
Reexamination Certificate
active
10931363
ABSTRACT:
A circuit package is formed using a leadframe. The leadframe is formed or etched to align a plurality of bond pad structures above a reference plane while supporting leadframe fingers are positioned below the reference plane. Jumper wires are wirebonded between terminals on the die and the bond pads to form a package subassembly. The subassembly is encapsulated and then background to remove the leadframe fingers and surrounding frame. The bond pads which remain embedded in the encapsulation material are exposed on the lower surface of the package for connection to further conductors.
REFERENCES:
patent: 5363279 (1994-11-01), Cha
patent: 5420459 (1995-05-01), Kozono
patent: 5541447 (1996-07-01), Maejima et al.
patent: 5917241 (1999-06-01), Nakayama et al.
patent: 6078099 (2000-06-01), Liu et al.
patent: 6201294 (2001-03-01), Lee
patent: 6274927 (2001-08-01), Glenn
patent: 6339252 (2002-01-01), Niones et al.
patent: 6340837 (2002-01-01), Miyaki et al.
patent: 6348726 (2002-02-01), Bayan et al.
patent: 6388311 (2002-05-01), Nakashima et al.
patent: 6400004 (2002-06-01), Fan et al.
patent: 6427976 (2002-08-01), Huang et al.
patent: 6437429 (2002-08-01), Su et al.
patent: 6476471 (2002-11-01), Buck, Jr.
patent: 6498393 (2002-12-01), Fujimoto et al.
patent: 6667541 (2003-12-01), Minamio et al.
patent: 6724071 (2004-04-01), Combs
patent: 6762067 (2004-07-01), Quinones et al.
patent: 6798046 (2004-09-01), Miks
patent: 2002/0053721 (2002-05-01), Kubara et al.
patent: 2002/0130400 (2002-09-01), Jeong et al.
patent: 2002/0135049 (2002-09-01), Liu
patent: 2002/0140061 (2002-10-01), Lee
patent: 2002/0145186 (2002-10-01), Tzu et al.
patent: 2002/0149090 (2002-10-01), Ikenaga et al.
patent: 2003/0020146 (2003-01-01), Yee et al.
patent: 2003/0179549 (2003-09-01), Zhong et al.
patent: 2005/0133905 (2005-06-01), Zhao et al.
patent: 2000-114426 (2000-04-01), None
Fee Setho Sing
Kian Tan Yong
Lee Teck Kheng
Ha Nathan W.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Ultrathin leadframe BGA circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultrathin leadframe BGA circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultrathin leadframe BGA circuit package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3860412