Ultra thin SOI devices with improved short-channel control

Details Ultra thin SOI devices with improved short-channel control Ultra thin SOI devices with improved short-channel control

2001-04-30

2002-12-31

Elms, Richard (Department: 2824)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S344000, C257S347000, C257S336000

Reexamination Certificate

active

06501134

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to semiconductor device structures, and in particular to ultra-thin Silicon-On-Insulator (SOI) devices structures.
BACKGROUND OF THE INVENTION
As integrated circuit dimensions decrease and circuit speed increases, new transistor structures have been developed in order to yield good performance at the smaller dimensions. In particular, Silicon-On-Insulator (SOI) devices are known and are generally undoped or very lightly doped silicon on a low K dielectric. SOI devices are characterized by having the active device region insulated from the bulk substrate, generally by a buried oxide layer. The active device region is thereby said to be floating. SOI devices have been developed which consume less power than do bulk CMOS devices, and which operate at higher speeds than do Ct bulk CMOS devices.
FIG. 1
shows a prior art SOI device, including bulk substrate
2
, buried oxide layer
4
, SOI silicon layer
6
, field oxide regions
7
, gate dielectric layer
8
, conducting gate
10
, gate sidewall spacers
11
, doped source and drain regions
12
, and channel region
14
. Source and drain regions may overlap the gate region, or gate sidewall spacer technology may be used to provide separation, or underlap, between the gate and the source-drain regions.
For SOI devices having channel lengths below about 50 nm, it is very difficult to achieve good short-channel control, i.e., to effectively shut off the transistors in the off state, without significantly thinning down the thickness of the buried layer and the thickness of the SOI silicon layer, which is technically very challenging. For a device with SOI silicon thickness of less than 20 nm, an underlap of the source/drain regions with the gate is needed in order to be able to turn off the device. Accordingly, the details of the gate sidewall spacer technology used in the fabrication of such devices are critical to their performance. By way of example, it is known that if doped polysilicon spacers are used in place of nitride spacers (termed a “straddled gate device”), the device DC characteristics improve significantly. The polysilicon spacer which is also doped during source/drain implant serves as a side gate with a lower work function It behaves like a longer gate when there is no bias applied on the gate (i.e., in the I
off
condition). The polysilicon side gate causes the surface beneath it to invert at much lower applied voltage than the voltage necessary to invert the main channel region, due to the lower work function of the polysilicon. This causes the device to behave like a very short channel device during I
on
conditions. The result is a much improved I
on
and I
off
. However, when single layer polysilicon gate sidewall spacers are used, the source/drain extension regions reach under the poly spacers and cause an increased overlap capacitance which slows down the AC device performance.
BRIEF SUMMARY OF THE INVENTION
It is therefore an object of this invention to provide a Silicon-On-Insulator device structure with a thin SOI silicon layer which maintains excellent I
off
DC characteristics without degrading device AC speed and characteristics.
These objects are met by providing double gate sidewall spacers including an inner polysilicon spacer and an outer dielectric (nitride or oxide) sidewall spacer.


REFERENCES:
patent: 4847670 (1989-07-01), Monkowski et al.
patent: 5358879 (1994-10-01), Brady et al.
patent: 5894152 (1999-04-01), Jaso et al.
patent: 6337505 (2002-01-01), Hwang et al.

Affiliated with

Also associated with

Rating

Ultra thin SOI devices with improved short-channel control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ultra thin SOI devices with improved short-channel control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra thin SOI devices with improved short-channel control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2946655