Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1996-12-03
1999-05-04
Prenty, Mark V.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257408, 257900, 438286, H01L 2976
Patent
active
059006668
ABSTRACT:
A detached drain transistor including a semiconductor substrate, a gate dielectric formed on an upper surface of the substrate, a conductive gate formed on the gate dielectric, a first pair of spacer structures, a first source impurity distribution, a second pair of spacer structures, and a drain impurity distribution. The conductive gate is laterally disposed over a channel region of the semiconductor substrate. The channel region extends laterally between a first source region of the semiconductor substrate and a detached drain region of the semiconductor substrate. A channel boundary of the detached region is laterally displaced from a first sidewall of the conductive gate by a drain displacement. A channel boundary of the first source region is laterally displaced from a second sidewall of the conductive gate by a source displacement. The first pair of spacer structures is formed in contact with the first and second sidewalls of the conductive gate. A lateral dimension of the first pair of spacer structures is approximately equal to the source displacement. The second pair of spacer structures is formed on exterior sidewalls of the first pair of spacer structures such that exterior sidewalls of the second pair of spacer structures are displaced from respective sidewalls of the conductive gate by approximately said drain displacement. In a presently preferred embodiment, the source displacement is approximately 50 to 400 angstroms while the drain displacement is approximately 500 to 1500 angstroms.
REFERENCES:
patent: 4222062 (1980-09-01), Trotter et al.
patent: 4818714 (1989-04-01), Haskell
patent: 4835112 (1989-05-01), Pfiester et al.
patent: 4951100 (1990-08-01), Parillo
patent: 4994869 (1991-02-01), Matloubian et al.
patent: 5286664 (1994-02-01), Horiuchi
patent: 5341003 (1994-08-01), Obinata
patent: 5369297 (1994-11-01), Kusunoki et al.
patent: 5432106 (1995-07-01), Hong
patent: 5482880 (1996-01-01), Kaya
patent: 5510279 (1996-04-01), Chien et al.
patent: 5516707 (1996-05-01), Loh et al.
patent: 5547885 (1996-08-01), Ogoh
patent: 5576556 (1996-11-01), Takemura et al.
patent: 5580804 (1996-12-01), Joh
patent: 5583067 (1996-12-01), Sanchez
patent: 5629220 (1997-05-01), Yang
patent: 5654215 (1997-08-01), Gardner et al.
patent: 5656518 (1997-08-01), Gardner et al.
patent: 5696019 (1997-12-01), Chang
patent: 5705439 (1998-01-01), Chang
patent: 5789780 (1998-08-01), Fulford, Jr. et al.
Streetman, Ben. G., Solid State Electronic Devices, Second Edition, 1980 by Prentice-Hall, Inc., pp. 319-321, Dec. 1980.
Streetman, Ben G., Solid State Electronic Devices, Fourth Edition, 1995 by Prentice-Hall, Inc., pp. 319-321, Dec. 1980.
Ghandi, Sorab "VLSI Fabrication Principles and Gallium Arsenide", Second Edition, John Wiley and Sons, Inc. pp. 510, 514-517, 535-537 and 576-577; Dec. 1994.
Wolf, Stanley "Silicon Processing For The VLSI Era, Vol. 1: Process Technology", Lattice Press, pp. 280-300, Dec. 1986.
Fulford Jr. H. Jim
Gardner Mark I.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Kowert Robert C.
Prenty Mark V.
LandOfFree
Ultra-short transistor fabrication scheme for enhanced reliabili does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ultra-short transistor fabrication scheme for enhanced reliabili, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra-short transistor fabrication scheme for enhanced reliabili will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1871288