Two stage cache memory system and method

Details Two stage cache memory system and method Two stage cache memory system and method

1993-10-04

2000-03-14

Eng, David Y.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

G06F 1200

Patent

active

06038641&

ABSTRACT:
A cache memory is divided into two parts, a master cache memory and a slave cache memory. The slave cache memory receives data from a slow source and then sends it quickly to the master cache memory so that the master cache memory is occupied less of the time with reading or writing data to or from a mass-storage or other peripheral device and is available more of the time for reading or writing data to or from main memory and responding to CPU requests.

REFERENCES:
patent: 4020466 (1977-04-01), Cordi et al.
patent: 4032899 (1977-06-01), Jenny
patent: 4048625 (1977-09-01), Harris
patent: 4181937 (1980-01-01), Hattori et al.
patent: 4268907 (1981-05-01), Porter et al.
patent: 4298929 (1981-11-01), Capozzi
patent: 4409656 (1983-10-01), Andersen et al.
patent: 4464712 (1984-08-01), Fletcher
patent: 4476526 (1984-10-01), Dodd
patent: 4551799 (1985-11-01), Ryan et al.
patent: 4780808 (1988-10-01), Moreno et al.
patent: 4833601 (1989-05-01), Barlow et al.
patent: 4858111 (1989-08-01), Steps
patent: 4872111 (1989-10-01), Daberkow

Affiliated with

Also associated with

Rating

Two stage cache memory system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two stage cache memory system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two stage cache memory system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179685