Two-hop cache coherency protocol

Details Two-hop cache coherency protocol Two-hop cache coherency protocol

2004-04-27

2010-10-26

Kim, Matt (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711SE12030

Reexamination Certificate

active

07822929

ABSTRACT:
The invention facilitates a distributed cache coherency conflict resolution in a multi-node system to resolve conflicts at a home node.

REFERENCES:
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5463629 (1995-10-01), Ko
patent: 5557767 (1996-09-01), Sukegawa
patent: 5623644 (1997-04-01), Self et al.
patent: 5664149 (1997-09-01), Martinez, Jr. et al.
patent: 5812814 (1998-09-01), Sukegawa
patent: 5819296 (1998-10-01), Anderson et al.
patent: 5860111 (1999-01-01), Martinez, Jr. et al.
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6067611 (2000-05-01), Carpenter et al.
patent: 6085276 (2000-07-01), VanDoren et al.
patent: 6092155 (2000-07-01), Olnowich
patent: 6189043 (2001-02-01), Buyukkoc et al.
patent: 6263409 (2001-07-01), Haupt et al.
patent: 6275905 (2001-08-01), Keller et al.
patent: 6275907 (2001-08-01), Baumgartner et al.
patent: 6338122 (2002-01-01), Baumgartner et al.
patent: 6341337 (2002-01-01), Pong
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 6430657 (2002-08-01), Mittal et al.
patent: 6442597 (2002-08-01), Deshpande et al.
patent: 6477535 (2002-11-01), Mirzadeh
patent: 6478498 (2002-11-01), Miyasaka et al.
patent: 6484220 (2002-11-01), Alvarez, II et al.
patent: 6493809 (2002-12-01), Safranek et al.
patent: 6578116 (2003-06-01), Bachand et al.
patent: 6594733 (2003-07-01), Cardente
patent: 6631447 (2003-10-01), Morioka et al.
patent: 6631449 (2003-10-01), Borril
patent: 6636944 (2003-10-01), Gilbert et al.
patent: 6640287 (2003-10-01), Gharachorloo et al.
patent: 6691192 (2004-02-01), Ajanovic et al.
patent: 6728841 (2004-04-01), Keller
patent: 6760728 (2004-07-01), Osborn
patent: 6769017 (2004-07-01), Bhat et al.
patent: 6795900 (2004-09-01), Miller et al.
patent: 6826591 (2004-11-01), French et al.
patent: 6874053 (2005-03-01), Yasuda et al.
patent: 6877026 (2005-04-01), Smith et al.
patent: 6877030 (2005-04-01), Deneroff
patent: 6901485 (2005-05-01), Arimilli et al.
patent: 6922755 (2005-07-01), Safranek et al.
patent: 6926591 (2005-08-01), Horsky et al.
patent: 6934814 (2005-08-01), Glasco et al.
patent: 6941440 (2005-09-01), Moll et al.
patent: 6944719 (2005-09-01), Rowlands et al.
patent: 6954829 (2005-10-01), Hum et al.
patent: 6968425 (2005-11-01), Hashimoto
patent: 7062541 (2006-06-01), Cannon et al.
patent: 7111128 (2006-09-01), Hum et al.
patent: 7130969 (2006-10-01), Hum et al.
patent: 7209976 (2007-04-01), Folkes et al.
patent: 7269698 (2007-09-01), Hum et al.
patent: 7360033 (2008-04-01), Hum et al.
patent: 2002/0087809 (2002-07-01), Arimilli et al.
patent: 2002/0129211 (2002-09-01), Arimilli et al.
patent: 2002/0178210 (2002-11-01), Khare et al.
patent: 2003/0074430 (2003-04-01), Gieseke et al.
patent: 2003/0097529 (2003-05-01), Arimilli et al.
patent: 2004/0068620 (2004-04-01), Van Doren et al.
patent: 2004/0122966 (2004-06-01), Hum et al.
patent: 2004/0123045 (2004-06-01), Hum et al.
patent: 2004/0123052 (2004-06-01), Beers et al.
patent: 2005/0160231 (2005-07-01), Doren et al.
patent: 2005/0198440 (2005-09-01), Van Doren et al.
patent: 1582983 (2005-05-01), None
patent: 1443404 (2007-03-01), None
Gabriele Sartori, President HyperTransport Technology Consortium, Alter, HyperTransport Technology.
Gabriele Sartori, Director Technology Evangelism, AMD, HyperTransport Technology Overview & Consortium Announcement, Platform Conference.
Wikipedia, “Dynamic Random Access Memory,” Revision as of Mar. 31, 2003, http://en.wikipedia.org/wiki/Dynamic—access—memory.
Office Action from U.S. Appl. No. 11/447,384 mailed Aug. 22, 2006, 8 pgs.
Ahmed, Hamdy S., “P15925 Office Action”, (Dec. 26, 2006),12 pages.
Tendler, et al., Tendler et al.,Power4 System Microarchecture Technical White Paper, IBM Server Group, Oct. 2001, pp. 1-6.
Rajwar, R., et al., “Improving the throughput of synchronization by insertion of delays,” High-Performance Computer Architecture, IEEE Computer SOC, pp. 168-179 (Jan. 8, 2000).
Ender, Bilir E., et al., “Multicast Snooping: A New Coherence Method Using a Multicast Address Network,” Computer Architecture News, pp. 294-304, (May 1999).
Azimi, M., et al., “Scalability port: a coherent interface for shared memory multiprocessors,” High Performance Interconnects, IEEE, pp. 65-70 (Aug. 21, 2002).
Lilja, DJ, “Cache Coherence in Large-Scale Shared-Memory Multiprocessors: Issues and Comparisions,” ACM Computing Surveys, pp. 303-338 (Sep. 2003).
PCT Search Report from PCT/US03/37782, Jan. 9, 2006.
Handy, Jim, “The Cache Memory Book,” Second Edition, 1998, p. vii-229, Academic Press Limited, London United Kingdom.
“IEEE Standard for Scalable Coherent Interface (SCI),” IEEE Std 1596-1992, 1992, pp. i-243, Institute of Electrical and Electronics Engineers, Inc., USA.
“UltraSPARC User's Manual, UltraSPARC-1, UltraSPARC-II,” Jul. 1997, pp. iii-394, Sun Microsystems, USA.
Office Action from U.S. Appl. No. 10/325,427 mailed Dec. 4, 2006, 12 pgs.
International Search Report and Written Opinion from PCT/US2005/012087 mailed Oct. 28, 2005, 18 pgs.
International Preliminary Report on Patentability from PCT/US2005/012087 mailed Nov. 9, 2006, 12 pgs.
Final Office Action from U.S. Appl. No. 10/833,965 mailed May 31, 2007, 22 pgs.
Office Action from U.S. Appl. No. 10/325,427 mailed May 1, 2007, 13 pgs.
Office Action from U.S. Appl. No. 10/833,965 mailed Sep. 21, 2007, 14 pgs.
Office Action from U.S. Appl. No. 10/833,977 mailed Oct. 9, 2007, 8 pgs.
Office Action from U.S. Appl. No. 10/833,963 mailed Dec. 17, 2007, 12 pgs.
Notice of Allowance for U.S. Appl. No. 11/069,848 mailed May 8, 2008, 10 pgs.
Notice of Allowance for U.S. Appl. No. 11/447,384 mailed Nov. 28, 2007, 6 pgs.
Notice of Allowance for U.S. Appl. No. 11/482,673 mailed Apr. 8, 2008, 7 pgs.
Notice of Allowance for U.S. Appl. No. 11/069,848 mailed May 8, 2007, 10 pgs.
Combined Search and Examination Report for GB Patent Application No. GB0802718.7 mailed Jun. 30, 2008, 7 pgs.
Notice of Preliminary Rejection for Korean Patent Application No. 10-2006-7022561 mailed Nov. 21, 2007, 4 pgs.
Notice of Preliminary Rejection for Korean Patent Application No. 10-2006-7022561 mailed May 20, 2008, 2 pgs.
Office Action for German Patent Application No. 10393919.9-53 dated Mar. 27, 2009; 3 pages.
Final Office Action from U.S. Appl. No. 10/833,965 mailed Mar. 19, 2009, 16 pgs.
Final Office Action from U.S. Appl. No. 10/833,977 mailed Jun. 23, 2009, 11 pgs.
Office Action from U.S. Appl. No. 10/325,427 mailed May 27, 2009, 17 pgs.
Office Action for German Patent Application No. 11 2005 000 974.2-53 mailed Apr. 2, 2009, 4 pgs.
Final Office Action from U.S. Appl. No. 10/325,427 mailed Dec. 8, 2008, 16 pgs.
European Search Report for EP Patent App No. EP03257787 Mailed Feb. 23, 2007, 35 Pages.
Lenoski, Daniel, et al., “The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor”, Computer Architecture, 1990 Proceedings. 17th Annual International, May 28-31, 1990, pp. 148-159.
Final Office Action from U.S. Appl. No. 10/325,427 mailed Jan. 12, 2010, 11 pgs.
Office Action for Japanese Patent Application No. P2007-509505 mailed Feb. 15, 2010, 20 pgs.

Affiliated with

Also associated with

Rating

Two-hop cache coherency protocol does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-hop cache coherency protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-hop cache coherency protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4239456