Error detection/correction and fault detection/recovery – Pulse or data error handling – Data pulse evaluation/bit decision
Reexamination Certificate
2006-04-25
2006-04-25
Dildine, R. Stephen (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data pulse evaluation/bit decision
C714S719000, C714S721000, C714S744000
Reexamination Certificate
active
07036053
ABSTRACT:
A method for optimizing a source synchronous clock reference signal timing to capture data from a memory device (e.g., DDR SDRAM) includes conducting an iterative two-dimensional data eye search for optimizing the delay of the source synchronous clock reference signal (e.g., DQS). Embodiments of the present invention are directed to tuning the delay for each device for the optimal margin in two dimensions: maximize the distance from the data eye walls and maximize the noise margin on the interface. An iterative data eye search is performed while varying the DQS delay timing and noise margin.
REFERENCES:
patent: 3633174 (1972-01-01), Griffin
patent: 3656106 (1972-04-01), Stein
patent: 5764703 (1998-06-01), Charvin et al.
patent: 6118731 (2000-09-01), Huang et al.
patent: 6480946 (2002-11-01), Tomishima et al.
patent: 2001/0014922 (2001-08-01), Kuge
patent: 2002/0138800 (2002-09-01), Kim et al.
patent: 2003/0226070 (2003-12-01), Fukao et al.
Bryan John L.
David Howard S.
Ruff Klaus
Zumkehr John F.
Dildine R. Stephen
Pillsbury Winthrop Sha Pittman LLP
LandOfFree
Two dimensional data eye centering for source synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two dimensional data eye centering for source synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two dimensional data eye centering for source synchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3579143