Two-device memory cell with single floating capacitor

Details Two-device memory cell with single floating capacitor Two-device memory cell with single floating capacitor

1976-06-17

1978-07-25

Konick, Bernard

Static information storage and retrieval

Systems using particular element

Capacitors

365208, G11C 1124, G11C 1140, G11C 702

Patent

active

041033426

ABSTRACT:
A two-device memory cell for a memory array comprising a single storage capacitor having its terminals respectively coupled to one end of the respective source-drain paths of a pair of field-effect transistors so as to be in series therewith and float between a pair of bit/sense lines of the memory array respectively coupled to the other end of said paths and thereby provide a differential sense signal. Each of the gate electrodes of said pair of field effect transistors is coupled to the word line of said memory array. The differential sense signal obtained from such an arrangement obviates the need for a dummy cell to provide a reference level for detecting the state of the cell.

REFERENCES:
patent: 3463992 (1969-08-01), Solberg
patent: 3585185 (1974-12-01), Reed
patent: 3938109 (1976-02-01), Gionis et al.

Affiliated with

Also associated with

Rating

Two-device memory cell with single floating capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-device memory cell with single floating capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-device memory cell with single floating capacitor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1425356