Two-bit booth multiplier with reduced data path width

Details Two-bit booth multiplier with reduced data path width Two-bit booth multiplier with reduced data path width

1996-11-15

1999-09-28

Ngo, Chuong Dinh

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

708632, G06F 752

Patent

active

059580003

ABSTRACT:
A two-bit Booth multiplier circuit performs two-bit multiplication iterations using a single adder while retaining the same data path width and the multiplicand multiples of a single-bit Booth multiplier circuit. The two-bit Booth multiplier circuit halves the number of multiplier iterations of a single-bit multiplier. A multiplier circuit includes an adder having a first input terminal, a second input terminal, and an output terminal and a plurality of shift registers. The registers include a multiplicand register having an output terminal connected to the first input terminal of the adder, a temporary shift register having an output terminal connected to the second input terminal of the adder and having an input terminal connected to the output terminal of the adder, and a multiplier shift register having an input terminal connected to the output terminal of the adder and the multiplier shift register and having an output terminal. The multiplier circuit further includes a shift logic connected between the adder and the plurality of shift registers and a Booth logic circuit having an input terminal connected to the output terminal of the multiplier shift register and having an output terminal connected to the shift logic. The Booth logic circuit controls a two-bit Booth multiplier operation designating multiplicand partial product operations including +0 and .+-.x partial product operations and implementing .+-.2x partial product operations using the .+-.x multiplicand partial product operations while shifting data from the temporary shift register one bit right on application to the adder.

REFERENCES:
patent: 4546446 (1985-10-01), Machida
patent: 4589086 (1986-05-01), Beifuss et al.
patent: 4679165 (1987-07-01), Rainer
patent: 4853887 (1989-08-01), Jutand et al.
patent: 5646874 (1997-07-01), Beyme

Affiliated with

Also associated with

Rating

Two-bit booth multiplier with reduced data path width does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-bit booth multiplier with reduced data path width, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-bit booth multiplier with reduced data path width will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-697489