Adhesive bonding and miscellaneous chemical manufacture – Delaminating processes adapted for specified product – Delaminating in preparation for post processing recycling step
Patent
1977-04-29
1978-07-25
Powell, William A.
Adhesive bonding and miscellaneous chemical manufacture
Delaminating processes adapted for specified product
Delaminating in preparation for post processing recycling step
29571, 29578, 29590, 148187, 156656, 156657, 357 23, 357 59, H01L 2122
Patent
active
041027337
ABSTRACT:
Semiconductor wafer processes employing two and three masks are disclosed for fabricating a plurality of insulated gate field effect transistors (IGFETs) to be used singly as discrete devices or interconnected as integrated circuits on the wafer by means of diffused regions at a first level and a composite of polysilicon and metal silicide layers at a second level. The first mask of the two-mask process is used in opening windows through a thick oxide layer covering the wafer for the gate and diffused regions including the source and drain regions. After forming a thin oxide layer in these windows, the wafer is coated with successive layers of polysilicon and silicon nitride. Then, a second masking operation yields a pattern out of the polysilicon-nitride layer including gate electrodes and a top-lying interconnection level which abuts to openings etched through the thin oxide layer. Doping impurities are diffused therethrough to form source and drain regions and crossunders. After etching the nitride layer a silicide forming metal is deposited and sintered to form a silicide layer on all exposed silicon surfaces lowering the sheet resistance of the polysilicon layer and joining the interconnection pattern with the source and drain regions. The process is completed by removing the remaining unreacted metal using a maskless aqua regia etch.
REFERENCES:
patent: 3652908 (1972-03-01), MacRae et al.
patent: 3750268 (1973-08-01), Wang
patent: 3847687 (1974-11-01), Davidsohn
patent: 3921282 (1975-11-01), Guidry et al.
patent: 4016587 (1977-04-01), De La Moneda
patent: 4041518 (1977-08-01), Shimizu et al.
TSANG, "Forming . . . Barrier" IBM Technical Disclosure Bulletin, vol. 19 No. 9 (1977), pp. 3383-3385
De La Moneda Francisco H.
Kotecha Harish N.
Hoel John E.
International Business Machines - Corporation
Massie Jerome W.
Powell William A.
LandOfFree
Two and three mask process for IGFET fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two and three mask process for IGFET fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two and three mask process for IGFET fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1419193