Twin well methods of forming CMOS integrated circuitry

Details Twin well methods of forming CMOS integrated circuitry Twin well methods of forming CMOS integrated circuitry

1999-11-17

2003-04-15

Niebling, John F. (Department: 2812)

Semiconductor device manufacturing: process

Introduction of conductivity modifying dopant into...

Ion implantation of dopant into semiconductor region

C438S527000

Reexamination Certificate

active

06548383

ABSTRACT:

TECHNICAL FIELD
This invention relates to twin well methods of forming CMOS integrated circuitry.
BACKGROUND OF THE INVENTION
Typical CMOS circuitry fabrication includes several major process operations, with each operation requiring several steps and sub-steps. In each sub-step, several events could result in defective CMOS transistors, for example, substrate breakage, substrate warping, process variation, process defects and masking defects. The higher the number of sub-steps or steps, the higher the potential that a semiconductor substrate will not result with operable circuitry. Accordingly, the semiconductor processing industry is continually striving to reduce the number of processing steps, including masking steps.
CMOS circuitry includes PMOS transistor devices and NMOS transistor devices formed proximate each other over a semiconductor substrate. A component of each device includes a well structure in the semiconductor substrate. The PMOS devices are formed in n-wells while NMOS devices are formed in p-wells. One conventional method for forming the wells is a “twin-well” method. A semiconductor substrate is cut from an ingot and provided by a silicon ingot supplier. Typically, the semiconductor substrate received is p− doped.
Two separate masking steps provide the p-well and n-well within the p− doped substrate. The substrate is initially masked so that one of the desired p-well or n-well regions is masked while the other is unmasked. The desired implant is then conducted into the unmasked region to form the desired well. The process is then reversed with the just implanted region masked, and the other region unmasked and subjected to the opposite type dopant implant.
The transistor gates are typically formed after the well implants previously described and includes all the gate structures to be heavily n+ doped polysilicon for both the PMOS and NMOS devices. However, high performance CMOS devices, such as SRAMs and EDRAMs, may include p-type polysilicon gates for the PMOS devices and n-type polysilicon gates for the NMOS devices. To provide these gate structure designs, two masking steps are performed. One is for the p-type implant for the PMOS devices and one is for the n-type implant for the NMOS devices. Combine these two masking steps with the two masking steps previously discussed for “twin-well” formation and at least four masking steps are performed to implant the wells and gates during CMOS transistor fabrication.
Furthermore, each masking step has inherent and unique problems, particularly alignment accuracy during application of masking material. If the masking material is not aligned properly, one conductivity material in the PMOS devices may overlap another conductivity material in the NMOS devices effectively rendering the devices useless. For example, the p-type polysilicon gate for the PMOS device and n-type polysilicon gate for the NMOS device previously discussed are in such close proximity that the masking steps poses process limitations for CMOS fabrication. As the spacing between the PMOS and NMOS devices diminishes, alignment tolerances decrease thereby increasing the difficulty of aligning the masking material.
SUMMARY OF THE INVENTION
In accordance with an aspect of the invention, a twin-well method of forming CMOS integrated circuitry having first and second conductivity type gates includes conducting a first conductivity type well implant, a second conductivity type well implant, a first conductivity type gate implant and a second conductivity type gate implant using no more than two masking steps.
In another aspect of the invention, a twin well method of forming CMOS integrated circuitry having first and second conductivity type transistor gates includes conducting a first conductivity type well implant and a second conductivity type gate implant in a common masking step.
In yet another aspect of the invention, a twin well method of forming CMOS integrated circuitry having first and second conductivity type transistor gates includes depositing a transistor gate layer of a semiconductive material over a semiconductor substrate. After depositing the transistor gate layer and in one masking step, effectively masking a first substrate area configured for formation of first conductivity type transistors while leaving a second substrate area configured for formation of second conductivity type transistors effectively unmasked. In the one masking step, a first conductivity type well implant is conducted into the second substrate area and a second conductivity type gate implant is conducted into the transistor gate layer within the second substrate area. In another masking step after the one masking step, the second substrate area is effectively masked by a masking material and only a portion of the first substrate area is effectively masked while leaving a majority of the first substrate area effectively unmasked. With the masking material in place, a first conductivity type implant is conducted into the transistor gate layer within the first substrate area while leaving a substantially undoped region of transistor gate layer semiconductive material within the first substrate area. After conducting the first conductivity type implant into the transistor gate layer within the first substrate area, at least some of the masking material within the first substrate area is laterally etched away. After laterally etching away the masking material within the first substrate area, a second conductivity type well implant is conducted within the first substrate area.


REFERENCES:
patent: 5141882 (1992-08-01), Komori et al.
patent: 5395773 (1995-03-01), Ravindhran et al.
patent: 5489540 (1996-02-01), Liu et al.
patent: 5989949 (1999-11-01), Kim et al.
patent: 6049113 (2000-04-01), Shida
patent: 6077735 (2000-06-01), Ezaki et al.
patent: 6251718 (2001-06-01), Akamatsu et al.
patent: 6294416 (2001-09-01), Wu
Wolf, S.; Silicon Processing for the VLSI Era vol. 3: The Submicron Mosfet, Sunset Beach, CA, 1995, pp. 554-555.

Affiliated with

Also associated with

Rating

Twin well methods of forming CMOS integrated circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Twin well methods of forming CMOS integrated circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Twin well methods of forming CMOS integrated circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3023645