Turn architecture for routing resources in a field...

Details Turn architecture for routing resources in a field... Turn architecture for routing resources in a field...

2005-08-23

2005-08-23

Smith, Matthew (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C326S038000, C326S041000, C326S047000

Reexamination Certificate

active

06934927

ABSTRACT:
An FPGA architecture has top, middle and low levels. The top level of the architecture is an array of the B16×16 tiles arranged in a rectangular array and enclosed by I/O blocks on the periphery. A B16×16 tile in the middle level of hierarchy is a sixteen by sixteen array of B1blocks. The B16×16 tile is a nesting of a B2×2 tile that includes a two by two array of four B1blocks. The routing resources in the middle level of hierarchy are expressway routing channels M1, M2, and M3including groups of interconnect conductors. The expressway routing channels M1, M2, and M3are segmented, and between each of the segments in the expressway routing channels M1, M2, and M3are disposed extensions that can extend the expressway routing channel M1, M2, or M3an identical distance along the same direction. The expressway routing channels M1, M2, and M3run both vertically through every column and horizontally through every row of B2×2 tiles. At the intersections of each of the expressway routing channels M1, M2, and M3in the horizontal direction with the expressway routing channels M1, M2and M3in the vertical direction is an expressway turn (E-turn) disposed at the center of each B2×2 tile. An E-turn is a passive device that includes a matrix of reprogrammable switches. The reprogrammable switches are preferably a pass device controlled by an SRAM bit. The interconnect conductors in the expressway routing channels M1, M2and M3that are fed into an E-turn may be coupled to many of the other interconnect conductors in the expressway routing channels M1, M2and M3that come into the E-turn by the programmable switches. Further, the interconnect conductors in the expressway routing channels M1, M2and M3that are fed into an E-turn continue in the same direction through the E-turn, even though the interconnect conductors are coupled to other interconnect conductors by the reprogrammable switches.

REFERENCES:
patent: 5485104 (1996-01-01), Agrawal et al.
patent: 5509128 (1996-04-01), Chan
patent: 5537057 (1996-07-01), Leong et al.
patent: 5541530 (1996-07-01), Cliff et al.
patent: 5598109 (1997-01-01), Leong et al.
patent: 5671432 (1997-09-01), Bertolet et al.
patent: 5815004 (1998-09-01), Trimberger et al.
patent: 5818254 (1998-10-01), Agrawal et al.
patent: 5872380 (1999-02-01), Rostoker et al.
patent: 5982195 (1999-11-01), Cliff et al.
patent: 6002268 (1999-12-01), Sasaki et al.
patent: 6005410 (1999-12-01), Laramie
patent: 6038627 (2000-03-01), Plants
patent: 6049224 (2000-04-01), Britton et al.
patent: 6049225 (2000-04-01), Huang et al.
patent: 6130551 (2000-10-01), Agrawal et al.
patent: 6205533 (2001-03-01), Margolus
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6256769 (2001-07-01), Tamarkin et al.
patent: 6268743 (2001-07-01), Kaptanoglu
patent: 6286093 (2001-09-01), Chang et al.
patent: 6300793 (2001-10-01), Ting et al.
patent: 6338106 (2002-01-01), Vorbach et al.
patent: 6396304 (2002-05-01), Cliff et al.
patent: 6415425 (2002-07-01), Chaudhary et al.
patent: 6507216 (2003-01-01), Lane et al.
patent: 6510544 (2003-01-01), Matsumoto et al.
patent: 6526556 (2003-02-01), Stoica et al.
patent: 6577160 (2003-06-01), Reddy et al.
patent: 6670825 (2003-12-01), Lane et al.
patent: 6727727 (2004-04-01), Schleicher et al.
patent: 6798242 (2004-09-01), Reddy et al.
patent: 2001/0043083 (2001-11-01), Cliff et al.
Lai et al., “Hieracrhical Interconnection Structures for Field Programmable Gate Arrays”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, No. 2, pp. 186-196, Jun. 1997.
D. Bursky, “Variable-Grain Architecture Pumps Up FPGA Performance”,Electronic Design, vol. 46, No. 4, pp. 102, 104, 106, Feb. 23, 1998.

Affiliated with

Also associated with

Rating

Turn architecture for routing resources in a field... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Turn architecture for routing resources in a field..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Turn architecture for routing resources in a field... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3456886