Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-08-28
2007-08-28
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10869488
ABSTRACT:
Names of signals are propagated through a circuit design inside tuples, with each tuple including at least a signal name and a sequential depth. A tuple being propagated is added to a list of zero or more tuples currently identified with a circuit element, unless a tuple of the same signal name is already present in the list. If already present in the list, then propagation of that tuple is stopped. Propagation of tuples may also be stopped depending on user-defined limits, e.g. on sequential depth. Tuple propagation may be used, depending on the embodiment, to identify features of interest in the circuit design, e.g. (a) a point of convergence of differently clocked signals, (b) location of gray coders, and (c) location of synchronizers, by appropriate identification of circuit elements from which tuple propagation is to start, and by appropriate checks on lists of tuples that result from tuple propagation.
REFERENCES:
patent: 5132974 (1992-07-01), Rosales
patent: 5650938 (1997-07-01), Bootehsaz et al.
patent: 5657239 (1997-08-01), Grodstein et al.
patent: 5737341 (1998-04-01), Hosokawa
patent: 5938785 (1999-08-01), Dargelas
patent: 6510535 (2003-01-01), Hosokawa et al.
patent: 6567961 (2003-05-01), Jacob
patent: 6651206 (2003-11-01), Hosokawa et al.
patent: 6735730 (2004-05-01), Fujiwara et al.
patent: 2003/0188245 (2003-10-01), Abramovici et al.
patent: 2004/0130313 (2004-07-01), Xiang et al.
patent: 2004/0153978 (2004-08-01), Xiang et al.
patent: 2005/0060678 (2005-03-01), Hasegawa et al.
patent: 2005/0235186 (2005-10-01), Wang et al.
Xiang et al., ‘Non-Scan Design for Testibility for Synchronous Sequential Circuits Based on Conflict Analysis’, ITC International Test Conference, 2000 IEEE, pp. 520-529.
Coudert et al. ‘A Unified Framework for the Formal Verification of Sequential Circuits’, Proceedings of the 1990 Inernational Conference on Computer-Aided Design. 1990 IEEE, pp. 126-129.
Dwarakanath et al. ‘Universal Fault Simulation Using Fault Tuples’. in Proc. Design Automation Conference, 2000, pp. 786-789.
DeVane, Charles J. ‘Efficient Circuit Partitioning to Extend Cycle Simulation Beyond Synchronous Circuits’, Proc. ICCAD. San Francisco 1997.
Chiang Jack
Parihar Suchin
Silicon Valley Patent & Group LLP
Suryadevara Omkar
Synopsys Inc.
LandOfFree
Tuple propagator and its use in analysis of mixed clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tuple propagator and its use in analysis of mixed clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tuple propagator and its use in analysis of mixed clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3829990