Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1995-02-21
1997-09-23
Meier, Stephen
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257776, H01L 2348, H01L 2352, H01L 2940
Patent
active
056708289
ABSTRACT:
The control speed of semiconductor circuitry is increased by forming air tunnels in the interwiring spaces of a conductive pattern to reduce intra-conductive layer capacitance.
REFERENCES:
patent: 3841031 (1974-10-01), Walsh
patent: 3911562 (1975-10-01), Youmans
patent: 4193226 (1980-03-01), Gill, Jr. et al.
patent: 4283733 (1981-08-01), Aomura
patent: 4301322 (1981-11-01), Amick
patent: 4472729 (1984-09-01), Shibata et al.
patent: 4516149 (1985-05-01), Wakai
patent: 4811522 (1989-03-01), Gill, Jr.
patent: 4933743 (1990-06-01), Thomas et al.
patent: 4944836 (1990-07-01), Beyer et al.
patent: 4986878 (1991-01-01), Malazgirt et al.
patent: 4987101 (1991-01-01), Kaanta et al.
patent: 5034784 (1991-07-01), Yamazaki
patent: 5034799 (1991-07-01), Tomita et al.
patent: 5060045 (1991-10-01), Owada et al.
patent: 5164334 (1992-11-01), Mizushima
patent: 5245794 (1993-09-01), Salugsugan
patent: 5302233 (1994-04-01), Kim et al.
patent: 5310700 (1994-05-01), Lien et al.
patent: 5407860 (1995-04-01), Stoltz et al.
patent: 5413962 (1995-05-01), Lur et al.
patent: 5444015 (1995-08-01), Aitken et al.
patent: 5461003 (1995-10-01), Havemann et al.
Muller et al, Device Electronics for IC's, p. 464, .COPYRGT.1986.
S. Wolf et al., "Silicon Processing for the VLSI Era," vol. 1: Process Technology, Lattice Pres, California (1986), pp. 540, 559 and 532-533.
S. Wolf, "Silicon Processing for the VLSI Era," vol. 2: Process Integration, Lattice Press, California (1990), p. 234.
Chan Simon S.
Cheung Robin W.
Huang Richard J.
Advanced Micro Devices , Inc.
Meier Stephen
LandOfFree
Tunneling technology for reducing intra-conductive layer capacit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tunneling technology for reducing intra-conductive layer capacit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tunneling technology for reducing intra-conductive layer capacit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1939640