Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-05-17
2011-05-17
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S100000, C716S101000, C716S104000, C716S110000, C716S115000, C716S132000, C716S136000, C716S138000, C703S002000, C703S013000, C703S014000, C326S026000, C326S027000, C327S051000, C327S052000, C327S053000, C327S063000, C327S066000, C327S246000
Reexamination Certificate
active
07945868
ABSTRACT:
The invention discloses a method for tuning nano-scale analog-circuit designs in order to reduce random-device mismatches and optimize said design, where nano-scale devices potentially have large-scale process variations. The method includes providing a tunable circuit topology, wherein each nano-scale device comprises a single component or comprises multiple parallel components. Each component is decomposed into multiple discrete sub-components, wherein each said sub-component either operates in parallel with other like components to effectively operate like one bigger component. The sub-components are subjected to a dynamic-programming process to adaptively select the sub-components to be kept operational, while configuring the nonselected sub-components to be nonoperational, based on the measurement of at least one operational parameter.
REFERENCES:
patent: 6192508 (2001-02-01), Malik et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6346856 (2002-02-01), Myers et al.
patent: 6367051 (2002-04-01), Pileggi et al.
patent: 6385760 (2002-05-01), Pileggi et al.
patent: 6442743 (2002-08-01), Sarrafzadeh et al.
patent: 6449756 (2002-09-01), Malik et al.
patent: 6651232 (2003-11-01), Pileggi et al.
patent: 6775808 (2004-08-01), Raje et al.
patent: 6820245 (2004-11-01), Beattie et al.
patent: 6961916 (2005-11-01), Sarrafzadeh et al.
patent: 7096174 (2006-08-01), Pileggi et al.
patent: 7278118 (2007-10-01), Pileggi et al.
patent: 7325180 (2008-01-01), Pileggi et al.
patent: 7350164 (2008-03-01), Xu et al.
patent: 7358809 (2008-04-01), Elder
patent: 2003/0046045 (2003-03-01), Pileggi et al.
patent: 2005/0021319 (2005-01-01), Li et al.
patent: 2005/0065763 (2005-03-01), Beattie et al.
patent: 2006/0047491 (2006-03-01), Li et al.
patent: 2007/0019447 (2007-01-01), Keskin et al.
patent: 2008/0029753 (2008-02-01), Xu et al.
patent: 2008/0072198 (2008-03-01), Celik et al.
patent: 2008/0098334 (2008-04-01), Pileggi et al.
patent: 2008/0163151 (2008-07-01), Motiani et al.
patent: 2008/0163152 (2008-07-01), Kheterpal et al.
patent: 2008/0218260 (2008-09-01), Quaglietta
S. Nassif, “Modeling and analysis of manufacturing variations,” IEEE CICC, pp. 223-228, 2001.
Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2005.
G. Gielen and R. Rutenbar, “Computer-aided design of analog and mixed-signal integrated circuits,” Proceedings of the IEEE, vol. 88, No. 12, pp. 1825-1852, Dec. 2000.
G. Debyser and G. Gielen, “Efficient analog circuit synthesis with simultaneous yield and robustness optimization,” IEEE ICCAD, pp. 308-311, 1998.
A. Seifi, K. Ponnambalam and J. Vlach, “A unified approach to statistical design centering of integrated circuits with correlated parameters,” IEEE Trans. CAS-I, vol. 46, No. 1, pp. 190-196, Jan. 1999.
F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Graeb and K. Antreich, “Mismatch analysis and direct yield optimization by spec-wise linearization and feasibility-guided search,” IEEE DAC, pp. 858-863, 2001.
X. Li, P. Gopalakrishnan, Y. Xu and L. Pileggi, “Robust analog/RF circuit design with projection-based performance modeling,” IEEE Trans. CAD, vol. 26, No. 1, pp. 2-15, Jan. 2007.
J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan and V. De, “Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage,” IEEE JSSC, vol. 27, No. 11, pp. 1396-1402, Nov. 2002.
T. Chen and S. Naffziger, “Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation,” IEEE Trans. VLSI, vol. 11, No. 5, pp. 888-899, 2003.
M. Mani, A. Singh and M. Orshansky, “Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization,” IEEE ICCAD, pp. 19-26, 2006.
P. Kinget, “Device mismatch and tradeoffs in the design of analog circuits,” IEEE JSSC, vol. 40, No. 6, pp. 1212-1224, Jun. 2005.
M. Pelgrom, A. Duinmaijer and A. Welbers, “Matching properties of MOS transistors,” IEEE JSSC, vol. 24, No. 5, pp. 1433-1440, Oct. 1989.
P. Drennan and C. McAndrew, “Understanding MOSFET mismatch for analog design,” IEEE JSSC, vol. 38, No. 3, pp. 450-456, Mar. 2003.
S. Ray and B. Song, “A 13b linear 40 MS/s pipelined ADC with self-configured capacitor matching,” IEEE ISSCC, pp. 852-861, 2006.
K. Chan and I. Galton, “A 14b 100 MS/s DAC with fully segmented dynamic element matching,” IEEE ISSCC, pp. 2390-2399, 2006.
A. Dharchoudhury and S. Kang, “Worse-case analysis and optimization of VLSI circuit performance,” IEEE Trans. CAD, vol. 14, No. 4, pp. 481-492, Apr. 1995.
E. Felt, S. Zanella, C. Guardiani and A. Sangiovanni-Vincentelli, “Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling,” IEEE ICCAD, pp. 374-380, 1996.
M. Sengupta, S. Saxena, L. Daldoss, G. Kramer, S. Minehane and J. Chen, “Application-specific worst case corners using response surfaces and statistical models,” IEEE Trans. CAD, vol. 24, No. 9, pp. 1372-1380, Sep. 2005.
X. Li, J. Le, P. Gopalakrishnan and L. Pileggi, “Asymptotic probability extraction for nonnormal performance distributions,” IEEE Trans. CAD, vol. 26, No. 1, pp. 16-37, Jan. 2007.
M. Mckay, R. Beckman and W. Conover, “A comparison of three methods for selecting values of input variables in the analysis of output from a computer code,” Technometrics, vol. 21, No. 2, pp. 239-245, May 1979.
E. Pebesma and G. Heuvelink, “Latin hypercube sampling of Gaussian random fields,” Technometrics, vol. 41, No. 4, pp. 303-312, Nov. 1999.
A. Papoulis and S. Pillai, Probability, Random Variables and Stochastic Processes, McGraw-Hill, 2001, pp. 63-73.
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw, 2001, pp. 100-134.
D. Bertsekas, Dynamic Programming and Optimal Control, Athena Scientific, 2005, pp. 321-350.
Li Xin
Pileggi Lawrence T.
Carnegie Mellon University
Doan Nghia M
Oppedahl Patent Law Firm LLC
LandOfFree
Tunable integrated circuit design for nano-scale technologies does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tunable integrated circuit design for nano-scale technologies, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tunable integrated circuit design for nano-scale technologies will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2658860