Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Patent
1997-08-27
2000-04-04
Nguyen, Hiep T
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
711211, 711218, 711219, 711220, G06F 1202
Patent
active
060473649
ABSTRACT:
In accordance with the present invention, an address arithmetic unit provides a modulo addressing technique for addressing a circular buffer. The address arithmetic unit includes a first selector adapted to receive as a first input a value representative of one greater than an ending address, a second input that is a beginning address, and a select input that is the sign of a displacement for stepping through addresses in a circular buffer. The first selector is adapted to select one of its inputs as an output. A carry-save adder adapted to receive as inputs an inverted representation of the first selector output, an address pointer, and a displacement. The carry-save adder is adapted to add the inputs to produce sum bits and carry bits as outputs. A sign detector adapted to determine whether a sum of the sum bits and carry bits is greater than or equal to zero, or less than zero, and for providing an output indicative of whether the sum is greater than or equal to zero, or less than zero. A second selector for receiving the comparator output and for selecting a component to include in a subsequent address pointer.
REFERENCES:
patent: 4202035 (1980-05-01), Lane
patent: 4704680 (1987-11-01), Saxe
patent: 4800524 (1989-01-01), Roesgen
patent: 4809156 (1989-02-01), Taber
patent: 4833602 (1989-05-01), Levy et al.
patent: 4908748 (1990-03-01), Pathak et al.
patent: 4935867 (1990-06-01), Wang et al.
patent: 5276827 (1994-01-01), Delaruelle
patent: 5381360 (1995-01-01), Shridhar et al.
patent: 5440705 (1995-08-01), Wang et al.
patent: 5507027 (1996-04-01), Kawamoto
patent: 5511017 (1996-04-01), Cohen et al.
patent: 5623621 (1997-04-01), Garde
patent: 5649146 (1997-07-01), Riou
patent: 5659698 (1997-08-01), Weng et al.
patent: 5659700 (1997-08-01), Chen et al.
Kolagotla Ravi Kumar
Prasad Mohit Kishore
Lucent Technologies - Inc.
Nguyen Hiep T
Smith David L.
LandOfFree
True modulo addressing generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with True modulo addressing generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and True modulo addressing generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-374897