Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2008-12-29
2010-12-14
Ngo, Ngan (Department: 2893)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S336000, C257S341000, C257S343000, C257SE29118, C257SE29198, C438S268000, C438S273000
Reexamination Certificate
active
07851856
ABSTRACT:
A semiconductor package may comprise a semiconductor substrate, a MOSFET device having a plurality cells formed on the substrate, and a source region common to all cells disposed on a bottom of the substrate. Each cell comprises a drain region on a top of the semiconductor device, a gate to control a flow of electrical current between the source and drain regions, a source contact proximate the gate; and an electrical connection between the source contact and source region. At least one drain connection is electrically coupled to the drain region. Source, drain and gate pads are electrically connected to the source region, drain region and gates of the devices. The drain, source and gate pads are formed on one surface of the semiconductor package. The cells are distributed across the substrate, whereby the electrical connections between the source contact of each device and the source region are distributed across the substrate.
REFERENCES:
patent: 6133634 (2000-10-01), Joshi
patent: 6469384 (2002-10-01), Joshi
patent: 6646329 (2003-11-01), Estacio et al.
patent: 6653740 (2003-11-01), Kinzer et al.
patent: 6767820 (2004-07-01), Standing et al.
patent: 6958515 (2005-10-01), Hower et al.
patent: 7535058 (2009-05-01), Liu et al.
patent: 2001/0032990 (2001-10-01), Koyama et al.
patent: 2001/0048116 (2001-12-01), Standing et al.
patent: 2003/0052405 (2003-03-01), Moriguchi
patent: 2005/0285189 (2005-12-01), Shibib et al.
patent: 2008/0023785 (2008-01-01), Hebert
patent: 2008/0035987 (2008-02-01), Hebert
patent: 2009/0267145 (2009-10-01), Pearce et al.
patent: 2010/0155839 (2010-06-01), Grebs et al.
Alpha & Omega Semiconductor, Ltd
Isenberg Joshua D.
JDI Patent
Ngo Ngan
LandOfFree
True CSP power MOSFET based on bottom-source LDMOS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with True CSP power MOSFET based on bottom-source LDMOS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and True CSP power MOSFET based on bottom-source LDMOS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4154855