Electronic digital logic circuitry – Tri-state
Reexamination Certificate
2000-10-26
2002-04-02
Tokar, Michael (Department: 2819)
Electronic digital logic circuitry
Tri-state
C326S083000, C326S086000
Reexamination Certificate
active
06366122
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuit interconnects and in particular the present invention relates to driver circuits for integrated circuit interconnects.
BACKGROUND OF THE INVENTION
Integrated circuits are fabricated to include multiple circuits performing different functions. These circuits are physically distributed across the integrated circuit and often need to communicate with each other. The communication, therefore, is accomplished using complex, and often long, interconnect lines, or buses.
Rapidly increasing integration density, in combination with on-die heat dissipation problems, has motivated a strong interest in exploring low-power/low-voltage circuit methodologies, while retaining high performance. As the integration density increases, major on-chip performance bottlenecks are experienced as a result of long point-to-point interconnects between and within an integrated circuit Functional Unit Blocks (FUB's). This is primarily because interconnect capacitance per unit length, dominated by sidewall fringing and cross-coupling, increases with lateral dimension scaling.
Mixed (multiple) voltage swing based CMOS circuit techniques have been studied previously for high performance/low power on-chip data path interconnects. See for example Nakagome et al., “Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI's”, IEEE Journal of Solid-State Circuits, April 1993, pp. 414-419, and Krishnamurthy et al., “Exploring the Design Space of Mixed Swing QuadRail for Low Power Digital Circuits”, IEEE Transactions on VLSI Systems, December 1997, pp. 388-400 for different mixed voltage swing based CMOS circuit techniques. The general principle behind these approaches is to suppress voltage swings across long interconnects by employing an additional pair of power supply rails (Vdd2 and Vss2). A driver circuit is used to receive an input signal and provides an output signal on internal interconnect lines. The output signal is limited to voltage swings between Vdd2 and Vss2. The voltage power rails, Vdd2 and Vss2, can be externally provided, or internally generated. For a given Vdd1 and Vss1, reducing the low voltage swing (Vdd2−Vss2) offers a nearly linear, to quadratic, reduction in interconnect power depending on how the additional pair of power rails are generated, eg., by employing on-chip series regulation or off-chip switching regulation techniques. Providing the additional voltage supply creates a burden, particularly in low-voltage circuits. This burden is created by both area penalty of generating the power supply and penalties in routing the addition power rails throughout the integrated circuit. Further, the additional power supply must provide the drive current needed to drive long bus lines. Thus, a low voltage, high current second power supply would be needed.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a driver circuit for on-chip interconnects which does not require an additional power supply, but reduces interconnect voltage swing and power consumption, while improving the speed performance of the interconnect.
SUMMARY OF THE INVENTION
The above mentioned problems with driving integrated circuit interconnects and other problems are addressed by the present invention, and will be understood by reading and studying the following specification. A signal driver circuit is described which uses one pair of voltage rails, or power supply connections to provide a low voltage swing signal for use in an integrated circuit.
In particular, an interconnect driver circuit comprising first series connected transistors coupled between voltage supply connections is described. The first series connected transistors drive a first voltage signal on a first interconnect in response to a data signal. The first voltage signal has a voltage swing which is less than a voltage differential between the voltage supply connections. Second series connected transistors are also coupled between the voltage supply connections. The second series connected transistors drive a second voltage signal on a second interconnect in response to a complement of the data signal, the second voltage signal has a voltage swing which is less than the voltage differential between the voltage supply connections. The interconnect driver circuit can also include tri-state circuitry coupled to the first and second series connected transistors for placing the first and second interconnects in a tri-state condition.
In another embodiment, an integrated circuit device comprises first and second differential interconnects, a receiver circuit connected to the first and second differential interconnects for detecting a differential voltage provided thereon, and a driver circuit connected to the first and second differential interconnects for providing the differential voltage. The driver circuit is connected to a single voltage supply, and the differential voltage has a voltage swing which is less than a voltage differential of the single voltage supply. The driver circuit comprises first and second series connected transistors coupled to the single voltage supply. The first series connected transistors drive a first voltage signal on the first interconnect in response to a data signal, and the second series connected transistors drive a second voltage signal on the second interconnect in response to a complement of the data signal. Tri-state circuitry is coupled to the first and second series connected transistors for placing the first and second interconnects in a tri-state condition.
A method is provided for communicating data in an integrated circuit using internal interconnects. The method comprises receiving a data signal, and providing differential voltage signals on a pair of interconnects in response to the data signal using a single pair of voltage rails. The differential voltage signals have a voltage swing which is less than a voltage differential of the single pair of voltage rails. The method also comprises detecting the differential voltage signals using a receiver circuit.
REFERENCES:
patent: 5115150 (1992-05-01), Ludwig
patent: 5469081 (1995-11-01), Horita et al.
patent: 5654648 (1997-08-01), Medhekar et al.
patent: 5656970 (1997-08-01), Campbell etal.
patent: 5717342 (1998-02-01), Lotfl et al.
patent: 5883531 (1999-03-01), Kuo
patent: 5986473 (1999-11-01), Krishnamurthy et al.
patent: 6181166 (2001-01-01), Krishnamurthy
Krishnamurthy, R.K., et al., “Exploring the Design Space of Mixwd Swing QuadRail for Low-Power Digital Circuits”,IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 388-400, (Dec. 1997).
Krishnamurthy, R.K., et al., “Static Power Driven Voltage Scaling and Delay Driven Buffer Sizing in mixed Swing QuadRail for Sub-1V I/O Swings”, ISLPED, 381-386, (1996).
Mooney, R., et al., “A 900 Mb/s Bidirectional Signaling Scheme”,IEEE Journal of Solid-State Circuits, 30(12), 1538-1543, (Dec. 1995).
Nakagome, Y., et al., “Sub-1-V Swing Internal Bus Architecture for Future Low-Power ULSI's”,IEEE Journal of Solid-State Circuits, 414-419, (Apr. 1993).
Krishnamurthy Ram K.
Krishnamurthy Soumyanath
Schwegman Lundberg Woessner & Kluth P.A.
Tokar Michael
Tran Anh
LandOfFree
Tristate driver for integrated circuit in interconnects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tristate driver for integrated circuit in interconnects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tristate driver for integrated circuit in interconnects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2837287