Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-04-04
1999-12-07
Meier, Stephen D.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257314, H01L 29788, H01L 2776
Patent
active
059988266
DESCRIPTION:
BRIEF SUMMARY
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to nonvolatile memory devices, and more particularly to an improved nonvolatile memory based on floating gate transistors.
2. Description of Related Art
Flash memory is a class of nonvolatile memory integrated circuits, based on floating gate transistors. The memory state of a floating gate cell is determined by the concentration of charge trapped in the floating gate. The operation of flash memory is largely dependent on the techniques used for injected or removing charge from the floating gate.
There are at least two basic techniques utilized for moving charge into and out of floating gate memory cells. A first technique is referred to as hot electron injection. Hot electron injection is induced by applying a positive voltage between the drain and source of the memory cell, and a positive voltage to the control gate. This induces a current in the cell, and hot electrons in the current are injected through the tunnel oxide of the floating gate cell into the floating gate. Hot electron injection is a relatively high current operation, and is therefore usually limited to use for programming a few cells at a time in the device.
A second major technique for moving charge into and out of the floating gate of flash memory cells is referred to as Fowler-Nordheim tunneling (F-N tunneling). F-N tunneling is induced by establishing a large electric field between the control gate and one of the drain, source, and channel or between the control gate and a combination of these terminals. The electric field establishes a F-N tunneling current through the tunnel oxide and can be used for both injecting electrons into the floating gate, and driving electrons out of the floating gate. The F-N tunneling process is relatively low-current, because it does not involve a current flowing between the source and drain of the cells. Thus, it is commonly used in parallel across a number of cells at a time on a device.
Operation of flash memory involves programming the array, which requires a cell-by-cell control of the amount of charge stored in the floating gate, and erasing by which an entire array or a sector of the array is cleared to a predetermined charge state in the floating gate. In one kind of flash memory, F-N tunneling is used both for programming and for erasing cells in the array. In a second kind of flash memory, hot electron injection is used for programming and F-N tunneling is used for erasing.
The F-N tunneling erase used in prior approaches, has been a limiting factor on the ability to use low supply voltages (VDD less than 5 volts) with the integrated circuit chips. For example, one common approach is based on a memory cell formed in a p-type semiconductor substrate having n-type source and drain regions. A source-side F-N tunneling erase operation is biased by applying an erasing potential of about twelve volts to the source, grounding the substrate, and setting the wordline connected to the control gate of the cells to be erased at zero volts. Thus, an erase operation is achieved by F-N tunneling between the source and the floating gate. However, a large voltage difference (12 volts) is established between the source and the substrate. This voltage difference induces unwanted substrate current and hot hole current. To suppress the unwanted current a so-called double diffusion source process is used. The double diffusion creates a gradual or two stage change in concentration of n-type doping between the source and the substrate. This reduces the stress at the interface between the source and the substrate, and suppresses the unwanted current. However, the double diffusion source limits the ability to shrink the size of the cell.
An alternative approach to source side erase is achieved using a cell formed on a p-type substrate with n-type source and drain regions. To induce erase, the source potential is set at the supply voltage VDD, such as at five volts. The substrate is grounded, and the wordline is set to a negative high v
REFERENCES:
patent: 5216269 (1993-06-01), Middelhoek et al.
patent: 5225362 (1993-07-01), Bergemont
patent: 5300803 (1994-04-01), Liu
patent: 5341342 (1994-08-01), Brahmbhatt
patent: 5553020 (1996-09-01), Keeney et al.
Muller, Richard S. et al., "Device Electronics for Integrated Circuits", John Wiley & Sons; New York, 1986, pp. 452-454.
Onada, H. et al., "A Novel Cell Structure Suitable for a 3 Volt Operation, Sector Erase Flash Memory", 0-7803-0817-Apr. 1992, IEEE, 1992, pp. 599-602.
Kume, H. et al., "A 1.28.mu.m.sup.2 Contactless Memory Cell Technology for a 3V-Only 64Mbit EEPROM", IEDM, 1992, pp. 991-993.
Tamura, Y. et al., "Most Promising Metal-to-Metal Antifuse based 10nm-thick p-SiNx film for High Density and High Speed FPGA Application", 0-7803-2111-1, IEEE, 1994, pp. 285-288.
Bergemont, A. et al., "NOR Virtual Ground (NVG)-A New Scaling Concept for Very High Density FLASH EEPROM and its Implementation in a 0.5 .mu.m Process", 0-7803-1450, IEEE, 1993, pp. 15-18.
Hung Chun-Hsiung
Shiau Tzeng-Huei
Shone Fu-Chia
Wan Ray-Lin
Macronix International Co. Ltd.
Meier Stephen D.
LandOfFree
Triple well floating gate memory and operating method with isola does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Triple well floating gate memory and operating method with isola, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Triple well floating gate memory and operating method with isola will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-826779