Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-05-09
2000-10-31
Iqbal, Nadeem
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 11, G06F 1100
Patent
active
061417696
ABSTRACT:
A fault tolerant computer system is provided which includes a first system module with a first processor and a first processor bus and a first I/O bus; a second system module with a second processor and a second processor bus and a second I/O bus; a third system module with a third processor and a third processor bus and a third I/O bus; wherein the first system module further includes a first control device which coordinates transfer of first transaction information between the first processor bus and each of the first I/O bus or the second I/O bus or the third I/O bus; and wherein the first system module includes first comparison logic which compares first transaction information with corresponding second transaction information; wherein the second system module further includes a second control device which coordinates transfer of second transaction information between the second processor bus and each of the first I/O bus or the second I/O bus or the third I/O bus; and wherein the second system module includes second comparison logic which compares second transaction information with corresponding third transaction information; wherein the third system module further includes a third control device which coordinates transfer of third transaction information between the third processor bus and each of the first I/O bus or the second I/O bus or the third I/O bus; and wherein the third system module includes third comparison logic which compares third transaction information with corresponding first transaction information; and transfer circuitry which transfers the first, second and third transaction information among the first, second and third system modules.
REFERENCES:
patent: 3538498 (1970-11-01), Games et al.
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3900741 (1975-08-01), Fletcher et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4356546 (1982-10-01), Whiteside et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4392199 (1983-07-01), Schmitter et al.
patent: 4402045 (1983-08-01), Krol
patent: 4453215 (1984-06-01), Reid
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4654857 (1987-03-01), Samson et al.
patent: 4726026 (1988-02-01), Hilford et al.
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 4777332 (1988-10-01), Diaz
patent: 4817091 (1989-03-01), Katzman et al.
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4870704 (1989-09-01), Matelan et al.
patent: 4907232 (1990-03-01), Harper et al.
patent: 4937734 (1990-06-01), Bechtolsheim
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 4967347 (1990-10-01), Smith et al.
patent: 4972415 (1990-11-01), Walter et al.
patent: 4984241 (1991-01-01), Truong
patent: 5020024 (1991-05-01), Williams
patent: 5084878 (1992-01-01), Kanekawa et al.
patent: 5099485 (1992-03-01), Buckert et al.
patent: 5117442 (1992-05-01), Hall
patent: 5121487 (1992-06-01), Bechtolsheim
patent: 5146585 (1992-09-01), Smith, III
patent: 5193175 (1993-03-01), Cutts, Jr. et al.
patent: 5231640 (1993-07-01), Hanson et al.
patent: 5249188 (1993-09-01), McDonald
patent: 5249206 (1993-09-01), Appelbaum et al.
patent: 5269016 (1993-12-01), Butler et al.
patent: 5271023 (1993-12-01), Norman
patent: 5276823 (1994-01-01), Cutts, Jr. et al.
patent: 5295257 (1994-03-01), Berkovich et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5317726 (1994-05-01), Horst
patent: 5325518 (1994-06-01), Bianchini, Jr.
patent: 5361337 (1994-11-01), Okin
patent: 5448723 (1995-09-01), Rowett
patent: 5588111 (1996-12-01), Cutts, Jr. et al.
patent: 5630056 (1997-05-01), Horvath et al.
patent: 5689689 (1997-11-01), Meyers et al.
patent: 5742753 (1998-04-01), Nordsieck et al.
patent: 5751955 (1998-05-01), Sonnier et al.
patent: 5787095 (1998-07-01), Myers et al.
patent: 5799022 (1998-08-01), Williams
patent: 5838900 (1998-11-01), Horvath et al.
Shih et al., A system design for real-time fault-tolerant computer Networks, IEEE, Trans. system sciences, vol. 1, pp. 346-354, Nov. 1989.
Youn et al., Fault-tolerant sorting using VLSI processor Arrays, IEEE, International workshop, pp. 25-32, Sep. 1993.
Upadhyyaya et al., Analysis of a fault-tolerant scheme for processor Ensembles, IEEE International workshop, pp. 294-302, Jun. 1992.
Ozguner, F., et al., "A Reconfigurable Multiprocessor Architecture For Reliable Control of Robotic Systems," 1985 IEEE International Conference on Robotics and Automation, St. Louis, MO, pp. 802-806, (Mar. 28, 1985).
Patent Abstracts of Japan, Nov. 24, 1993 vol. 017, No. 645 (P-1649) & JP 05 204692 A.
Patent Abstracts of Japan, Dec. 7, 1994 vol. 018, No. 645 (P-1839) & JP 06 250867 A.
PCT/US97/08320, International Search Report of Dec. 3, 1998.
Abraham et al., "An Algorithm for the Accurate Reliability Evaluation of Triple Modular Redundancy Networks," IEEE Trans. on Computers C-23(7): 682-692 (Jul. 1974).
Ali et al., "TMR Crystal Controlled Clock," Proceedings of the IEEE 69(6):756-757 (Jun. 1981).
Avizienis, "Fault-Tolerant Computing-Progress, Problems, and Prospects," in Proceedings IFIP Congress, pp. 405-420 (New York: North Holland 1977).
Brasileiro et al., "TMR Processing without Explicit Clock Synchronisation," Proceedings of the IEEE Symposium on Reliable Distributed Systems, pp. 186-195 (IEEE, Los Alamitos, CA 1995).
Davies et al., "Synchronization and Matching in Redundant Systems," IEEE Trans. on Computers C-27(6):531-539 (Jun. 1978).
Gurzi, "Estimates for Best Placement of Voters in a Triplicated Logic Network," IEEE Trans. on Elec. Computers EC-14(5):711-717 (Oct. 1965).
Ihara et al., "Fault-Tolerant Computer System with Three Symmetric Computers," Proceedings of the IEEE 66(10):1160-1177 (Oct. 1978).
Lamport et al., "The Byzantine Generals Problem," ACM Transactions on Programming Languages and Systems 4(3):382-401 (Jul. 1982).
Lewis, "A Fault-Tolerant Clock Using Standby Sparing," in Digest of 9th International Symposium on Fault-Tolerant Computing, pp. 33-39 (IEEE Computer Society, Madison, WI 1979).
Longden et al., "An Assessment of the Value of Triplicated Redundancy in Digital Systems," in Microelectronics and Reliability 5:39-55 (Elmsford, NY: Pergamon Press 1966).
Lyons et al., "The Use of Triple-Modular Redundancy to Improve Computer Reliability," IBM J. Res. and Dev. 6(2):200-209 (Apr. 1962).
McCluskey et al., "Comparative Architecture of High-Availability Computer Systems," in Proc. CompCon, pp. 288-293 (IEEE 1977).
Ozguner et al., "A Reconfigurable Multiprocessor Architecture of Reliable Control of Robotic Systems," 1985 IEEE International Conference on Robotics and Automation Mar. 25-28 1985, pp. 802-806 (XP 000647411) (St. Louis, MO Mar. 25, 1985).
Pease et al., "Reaching Agreement in the Presence of Faults," Journal of The ACM 27(2):228-234 (Apr. 1980).
Pradhan, Fault-Tolerant Computer System Design, Chapter 2, pp. 102-122 (Prentice Hall 1996).
Ramarao et al., "On the Diagnosis of Byzantine Faults," in Proceedings of 7th Symposium on Reliable Distributed Systems, pp. 144-153 (Columbus, OH 1988).
Wakerley, "Microcomputer Reliability Improvement Using Triple-Modular Redundancy," Proc. IEEE 64(6):889-895 (Jun. 1976).
Williams, "New Approach Allows Painless Move to Fault Tolerance," Computer Design 31(5) (Littleton, MA May 1992).
Yoneda et al., "Interrupt Handling in the Loosely Synchronized TMR System," Systems and Computers in Japan 16(5):50-59 (1985).
Lundell Don C.
Lundell Jonathan K.
Petivan James L.
Iqbal Nadeem
Resilience Corporation
LandOfFree
Triple modular redundant computer system and associated method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Triple modular redundant computer system and associated method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Triple modular redundant computer system and associated method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065564