Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2000-05-17
2003-12-23
Lee, Eddie (Department: 2815)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S197000, C438S270000, C438S282000, C438S585000, C438S592000
Reexamination Certificate
active
06667227
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor devices and methods of manufacture, and more particularly, to semiconductor devices and methods of manufacture including a trenched gate.
BACKGROUND OF THE INVENTION
Conventional Metal Oxide Semiconductor (MOS) transistors for use in semiconductor devices are typically constructed with the gate being formed on a top surface of the semiconductor substrate.
FIG. 1
is a cross-sectional view of a cell structure of a conventional MOS transistor
100
including a substrate
102
of a semiconductor crystal such as silicon. The transistor
100
also includes a channel region
104
, a source region
106
, a drain region
108
a gate dielectric layer
110
, and a gate electrode
112
. As shown in
FIG. 1
, the gate dielectric layer
110
and the gate electrode layer
112
are disposed on a top surface of the substrate
102
.
As semiconductor devices and integrated circuits are scaled down in size demands for the efficient use of space have increased. Heretofore, conventional MOS circuits have utilized a device structure in which the transistor gate is formed on a top surface of the silicon substrate as shown in FIG.
1
. However, this type of device structure is limited in the degree to which active devices can be made smaller in order to improve packing density and performance.
SUMMARY OF THE INVENTION
In accordance with the present invention a semiconductor device is fabricated to include a trenched polysilicon gate which is formed in a trench of a semiconductor substrate. The trenched polysilicon gate structure improves the overall topography of the structure for better process control and improved manufacturability. The trenched polysilicon gate structure of the present invention also advantageously improves the device packing density and scaleability by reducing the lateral diffusion of the source and drain regions under the trenched polysilicon gate. This invention also minimizes the process variations of overlaps between the trenched polysilicon gate and the source and drain regions.
In one embodiment of the present invention a device structure for an MOS circuit includes a trenched polysilicon rate. The trenched polysilicon gate is formed in a trench etched into the semiconductor substrate. The device structure further includes a source region a drain region and a channel region which is implanted in the substrate beneath the bottom surface of the trench. In one embodiment, the top surface of the trenched polysilicon gate is substantially planar to the substrate surface. In another embodiment, the top surface and a portion of the trenched polysilicon gate are above the substrate surface. In yet another embodiment of the present invention, a layer of tungsten silicide or tungsten film is formed over the top surface of the trenched polysilicon gate. In still yet another embodiment, a layer of tungsten silicide or tungsten film is also formed on the side surfaces of the trenched polysilicon gate.
In accordance with one embodiment of the present invention, an MOS device with a trenched polysilicon gate is fabricated by first etching a trench in the silicon substrate and implanting the substrate with dopant impurities to form a channel region beneath the trench. A trench-to-gate insulating layer is formed in the trench followed by a layer of polysilicon to form the trenched polysilicon gate. In one embodiment, the polysilicon gate layer is planarized until the polysilicon is substantially planar with the substrate surface, and a layer of tungsten silicide is formed on the surface of the trenched polysilicon gate. In another embodiment, the polysilicon layer is patterned and etched to form a trenched polysilicon gate having a portion of the polysilicon above the substrate surface. A layer of tungsten silicide is then formed on the trenched polysilicon gate. In yet another embodiment, the polysilicon gate layer is planarized or patterned with tungsten film as transistor gate interconnects.
REFERENCES:
patent: 4658377 (1987-04-01), McElroy
patent: 4835585 (1989-05-01), Panousis
patent: 4979004 (1990-12-01), Esquivel et al.
patent: 4990979 (1991-02-01), Otto
patent: 5270257 (1993-12-01), Shin
patent: 5300447 (1994-04-01), Anderson
patent: 5387528 (1995-02-01), Hutchings et al.
patent: 5527720 (1996-06-01), Goodyear et al.
patent: 5624855 (1997-04-01), Sumida
patent: 5770878 (1998-06-01), Beasom
patent: 5780340 (1998-07-01), Gardner et al.
patent: 5817558 (1998-10-01), Wu
patent: 5953602 (1999-09-01), Oh et al.
Wolf (Silicon Processing for the VLSI Era, vol. 1, Lattice Press 1986, p. 397).
Liu Yowjuang W.
Wollesen Donald L.
Advanced Micro Devices , Inc.
Lee Eddie
Richards N. Drew
LandOfFree
Trenched gate metal oxide semiconductor device and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trenched gate metal oxide semiconductor device and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trenched gate metal oxide semiconductor device and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3179163