Trench field effect transistor with reduced punch-through suscep

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257328, 257331, 257335, 257339, 257341, H01L 2976, H01L 2994

Patent

active

055583130

ABSTRACT:
To reduce susceptibility to punchthrough, the channel region of the P body region of a trench field effect transistor is formed in a layer of lightly doped epitaxial silicon. As a result, the channel region has less counterdoping from the background epitaxial silicon and has a greater net P type dopant concentration. Due to the higher net dopant concentration of the P body region, the depletion regions on either side of the P body region expand less far inward through the P body region at a given voltage, thereby rendering the transistor less susceptible to source-to-drain punchthrough. To maintain a low R.sub.DSon, the relatively high conductivity of an accumulation region formed along a sidewall of the trench of the transistor when the transistor is on is used to form a conductive path from the channel region to an underlying relatively highly conductive layer upon which the lightly doped epitaxial layer is formed. This underlying relatively highly conductive layer may, for example, be either substrate or a more highly doped epitaxial silicon layer.

REFERENCES:
patent: 4078947 (1978-03-01), Johnson et al.
patent: 4376286 (1983-03-01), Lidow et al.
patent: 4593302 (1986-06-01), Lidow et al.
patent: 4642666 (1987-02-01), Lidow et al.
patent: 4680853 (1987-07-01), Lidow et al.
patent: 4705759 (1987-11-01), Lidow et al.
patent: 4803532 (1989-02-01), Mihara
patent: 4941026 (1990-07-01), Temple
patent: 4959699 (1990-09-01), Lidow et al.
patent: 5008725 (1991-04-01), Lidow et al.
patent: 5016066 (1991-05-01), Takahashi
patent: 5072266 (1991-12-01), Bulucea et al.
patent: 5138422 (1992-08-01), Fujii et al.
patent: 5168331 (1992-12-01), Yilmaz
Stanley Wolf, Ph.D., et al., "Silicon Processing for the VLSI Era--vol. 1: Process Technology", Lattice Press, 1986, pp. 124-160.
Stanley Wolf, Ph.D., "Silicon Processing for the VLSI Era--vol. 2: Process Integration", Lattice Press, 1990, pp. 674-675.
Syau, Tsengyou et al., "Comparison of Ultralow Specific On-Resistance UMOSFET Structures: The Accufet, Extfet, Invfet, and Conventional UMOSFET's," IEEE Transactions on Electron Devices 41:800-808 (May 1994).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Trench field effect transistor with reduced punch-through suscep does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Trench field effect transistor with reduced punch-through suscep, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench field effect transistor with reduced punch-through suscep will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1923677

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.