Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Patent
1997-09-24
2000-07-25
De Cady, Albert
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
714795, 714796, G06F 1100
Patent
active
06094739&
ABSTRACT:
A Trellis decoder allows for real time decoding of high rate input data more than 10 MHz, with a compact layout and without the need to generate very high speed clocks, by use of a branch metric generator feeding multiple parallel Add/Compare/Select modules, which in turn feed a traceback processor using pre-traceback shift registers and traceback memory. The decoder performs n-state Trellis decoding in real time while simultaneously de-interleaving a multiplexed data stream. The architecture can be expanded to provide programmable length traceback in a fixed number of clock cycles. The invention performs de-interleaving in parallel with the Trellis decoding, and symbols coming out of the decoder need no further processing for de-interleaving. Moreover, the invention allows complete traceback in one symbol period at video rates without the need for very high speed clocks or multi-read port memories. Programmability allows for flexible tradeoff of output error rate and traceback memory space.
REFERENCES:
patent: 5422894 (1995-06-01), Abe et al.
patent: 5446746 (1995-08-01), Park
patent: 5490178 (1996-02-01), Blaker
patent: 5508752 (1996-04-01), Kim et al.
patent: 5530707 (1996-06-01), Lin
patent: 5533065 (1996-07-01), Blaker et al.
patent: 5742622 (1998-04-01), Claydon et al.
patent: 5838729 (1998-11-01), Hu et al.
patent: 5841478 (1998-11-01), Hu et al.
patent: 5844947 (1998-12-01), Cesari
patent: 5862190 (1999-01-01), Schaffner
B. Honary; L. Kaya; G.S. Markarian; M. Darnell; Maximum-Likelihood Decoding of Array Codes with Trellis Structure; IEE Proceedings-I, vol. 145, No. 5, Oct. 1993.
C. Shung; H. Lin; R. Cypher; P. Siegel; H. Thapar; Area-Efficient Architectures for the Viterbi Algorithm -Pary I: Theory; IEEE Transations on Communications; vol. 41; No. 4, Apr. 1993.
R. Cypher; C. Chung; Generalized Trace Back Techniques for Survivor Memory Management in the Viterbi Algorithm; Proceedings of GlobeCom, IEEE Press, Dec. 1990.
Lui James C.
Miller Charles F.
Mondal Kalyan
Cady Albert De
Greene Jason
Lucent Technologies - Inc.
LandOfFree
Trellis decoder for real-time video rate decoding and de-interle does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trellis decoder for real-time video rate decoding and de-interle, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trellis decoder for real-time video rate decoding and de-interle will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1344042