Static information storage and retrieval – Read/write circuit – Signals
Patent
1998-06-05
2000-03-28
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Signals
365233, 36523008, 36518905, 365191, 326 93, 327149, 327153, 327162, G11C 1300
Patent
active
060440260
ABSTRACT:
A trap and delay pulse generator for command signals triggered off of a high speed clock allows a device to develop signals before initiating a function and to complete the function after the clock pulse expires and allows overlap of sequential functions. When a device receives a sequence of clock pulses triggering command signals it is necessary that the device complete the functions after the clock pulse expires before receiving a new command signal triggered off of a subsequent clock pulse. The trap and delay pulse generator latches the command signal triggered off of the clock pulse and delays it to ensure an operation is ready to proceed even if the clock signal expires before the present command is completed.
REFERENCES:
patent: 5105387 (1992-04-01), Childers et al.
patent: 5426333 (1995-06-01), Maeda
patent: 5640364 (1997-06-01), Merrit et al.
patent: 5655105 (1997-08-01), McLaury
patent: 5682344 (1997-10-01), Seyyedy
patent: 5682355 (1997-10-01), Roohparvar
patent: 5706247 (1998-01-01), Merritt et al.
patent: 5724297 (1998-03-01), Noda et al.
patent: 5835956 (1998-11-01), Park et al.
Micro)n Technology, Inc.
Nguyen Viet Q.
LandOfFree
Trap and delay pulse generator for a high speed clock does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trap and delay pulse generator for a high speed clock, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trap and delay pulse generator for a high speed clock will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1331798