Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-10-03
2006-10-03
Lamarre, Guy (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C365S201000
Reexamination Certificate
active
07117421
ABSTRACT:
The present invention provides flexible and efficient memory configuration that is capable of economically addressing both resource consumption and ECC concerns. A memory system facilitates transparent ECC operations without dedicated ECC connections. A first dynamic random access memory structure stores data, wherein the data connections to the memory system are limited to the width of the first dynamic random access memory structure. A second dynamic random access memory structure dedicated to storing error correction code information, wherein the error correction code information is accessed via the data connections. In one exemplary implementation, the first memory structure and the second memory structure the data and ECC are included in the same memory bank. In an alternate implementation, the first memory structure and the second memory structure the data and ECC are included in the different memory banks and are accessed in parallel.
REFERENCES:
patent: 5172379 (1992-12-01), Burrer et al.
patent: 5233616 (1993-08-01), Callander
patent: 5313464 (1994-05-01), Reiff
patent: 5452429 (1995-09-01), Fuoco et al.
patent: 5553264 (1996-09-01), Ozveren et al.
patent: 5666371 (1997-09-01), Purdham
patent: 5987627 (1999-11-01), Rawlings, III
patent: 6049476 (2000-04-01), Laudon et al.
patent: 6076182 (2000-06-01), Jeddeloh
patent: 6216245 (2001-04-01), Noda
patent: 6279072 (2001-08-01), Williams et al.
patent: 6457155 (2002-09-01), Dell et al.
patent: 6662333 (2003-12-01), Zhang et al.
patent: 2002/0029315 (2002-03-01), Williams et al.
patent: 2002/0029415 (2002-03-01), Williams et al.
patent: 112645 (2001-08-01), None
patent: 1122645 (2001-08-01), None
Abraham Esaw
Nvidia Corporation
Wagner , Murabito & Hao LLP
LandOfFree
Transparent error correction code memory system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transparent error correction code memory system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transparent error correction code memory system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702941