Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-08-30
2011-08-30
Chase, Shelly A (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S800000
Reexamination Certificate
active
08010858
ABSTRACT:
A transmitter apparatus wherein a relatively simple structure is used to suppress burst errors without changing the block sizes of encoded blocks even when the number of modulation multi-values is increased. An encoding part subjects transport data to a block encoding process to form block encoded data. A modulating part modulates the block encoded data to form data symbols; and an arranging (interleaving) part arranges(interleaves) the block encoded data in such a manner that the intra-block encoded data of the encoded blocks, which include their respective single different data symbol, get together, and then supplies the arranged(interleaved) block encoded data to the modulating part. In this way, there can be provided a transmitter apparatus wherein a relatively simple structure is used to suppress burst errors without changing the block sizes of encoded blocks even when the number of modulation multi-values is increased.
REFERENCES:
patent: 6963622 (2005-11-01), Eroz et al.
patent: 6990627 (2006-01-01), Uesugi
patent: 7069489 (2006-06-01), Murakami
patent: 7139964 (2006-11-01), Shen et al.
patent: 7206606 (2007-04-01), Kobayashi
patent: 7260764 (2007-08-01), Chen
patent: 7436806 (2008-10-01), Hwang
patent: 7453947 (2008-11-01), Kim
patent: 2003/046586 (2003-02-01), None
patent: 2003/051760 (2003-02-01), None
patent: 2003/158506 (2003-05-01), None
patent: 2003/169039 (2003-06-01), None
patent: 2003-174428 (2003-06-01), None
patent: 2003-309535 (2003-10-01), None
patent: 2004-159303 (2004-06-01), None
patent: 2004-179821 (2004-06-01), None
patent: 2004-21525 (2004-07-01), None
patent: 2004/049596 (2004-06-01), None
patent: 2004/049617 (2004-06-01), None
International Search Report dated Sep. 19, 2006.
“High-speed Physical LayeR (PHY) in the 5 GHZ Band,” IEEE Standards Board, 802.11a 1999, Part 11: Wireless LAN Medium Access Control(MAC) and Physical Layer (PHY) specifications, Sep. 1999, pp. 1-82, p. 2, line 19.
Notice of the Reasons for Rejection dated May 25, 2010.
Kobayashi Kiyotaka
Murakami Yutaka
Okamura Shutai
Orihashi Masayuki
Chase Shelly A
Dickinson Wright PLLC
Panasonic Corporation
LandOfFree
Transmitter apparatus and multiantenna transmitter apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transmitter apparatus and multiantenna transmitter apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transmitter apparatus and multiantenna transmitter apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2690226