Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2001-12-17
2004-05-18
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S030000, C333S246000
Reexamination Certificate
active
06737883
ABSTRACT:
TECHNICAL FIELD
This invention relates to transmission mode signaling.
BACKGROUND
Traditional multi-drop buses, such as a Front-Side Bus (FSB), on computer systems with more than one processor, have a practical maximum speed limit imposed by the electrical connections between the main bus and intermediate devices connected to the main bus.
REFERENCES:
patent: 3771075 (1973-11-01), Phelan
patent: 4027253 (1977-05-01), Chiron et al.
patent: 4613834 (1986-09-01), Heine
patent: 5970393 (1999-10-01), Khorrami et al.
patent: 6133795 (2000-10-01), Williams
Cho James H.
Fish & Richardson P.C.
Intel Corporation
LandOfFree
Transmission mode signaling with a slot does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transmission mode signaling with a slot, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transmission mode signaling with a slot will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3240550