Translation table coherency mecahanism using cache way and...

Details Translation table coherency mecahanism using cache way and... Translation table coherency mecahanism using cache way and...

2008-01-28

2011-10-18

Gu, Shawn X (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S103000, C711S118000, C711S202000, C711S206000

Reexamination Certificate

active

08041895

ABSTRACT:
Systems and/or methods are presented that provide for recording transactions that occur during a write process for the purpose of recovering the transactions in the event of a power loss. In an aspect a system implements an organization that reflects a cache architecture that is organized according to the cache way and set index of each transaction In this regard, the cache way and set index cache architecture provides for a post-power loss search operation that is limited to identifying duplicate locations within the cache-line and keeping only the most recent modification. Thus the system provides pre-organization in terms of self-aggregation by cache way and set index recording that facilitates cache-line eviction processing in the event that the cache is determined to be full.

REFERENCES:
patent: 7761740 (2010-07-01), Kern et al.

Affiliated with

Also associated with

Rating

Translation table coherency mecahanism using cache way and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translation table coherency mecahanism using cache way and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation table coherency mecahanism using cache way and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4270136