Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2008-03-27
2010-06-01
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S005000, C710S035000, C711S150000, C711S154000, C370S462000
Reexamination Certificate
active
07730244
ABSTRACT:
Command translation of burst commands is described. A slave processor local bus (“PLB”) bridge, part of a processor block core embedded in a host IC, has a data size threshold to allow access to a crossbar switch device. A master device, coupled to the slave PLB bridge, has any of a plurality of command bus widths. A burst command is issued via a command bus, having a command bus width of the plurality, from the master device for the slave PLB bridge. The burst command is converted to a native bus width of the slave processor logic block if the command bus width is not equal to the native bus width. The burst command is translated if execution of the burst command will exceed the data size threshold and passed without the translating if the execution of the burst command will not exceed the data size threshold.
REFERENCES:
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5584033 (1996-12-01), Barrett et al.
patent: 5689659 (1997-11-01), Tietjen et al.
patent: RE36052 (1999-01-01), Kobayashi et al.
patent: 6321310 (2001-11-01), McCarthy et al.
patent: 6397287 (2002-05-01), Brown et al.
patent: 6463483 (2002-10-01), Imperiali
patent: 6526462 (2003-02-01), Elabd
patent: 6549961 (2003-04-01), Kloth
patent: 6766385 (2004-07-01), Dodd et al.
patent: 6868459 (2005-03-01), Stuber
patent: 6917995 (2005-07-01), Hirose et al.
patent: 7031337 (2006-04-01), Martin San Juan
patent: 7058750 (2006-06-01), Rankin et al.
patent: 7334061 (2008-02-01), Raju et al.
patent: 7447805 (2008-11-01), Braun et al.
patent: 7475168 (2009-01-01), Weber et al.
patent: 2002/0184453 (2002-12-01), Hughes et al.
patent: 2007/0162654 (2007-07-01), Miwa
patent: 2008/0086577 (2008-04-01), Huang
patent: 2008/0235415 (2008-09-01), Clark et al.
Choi et al. Implementation of an On-Chip Bus Bridge between Hetereogeneous Buses with Different Clock Frequencies. Proceedings of the 9th International Database Engineering & Application Symposium. IEEE. 2005.
IBM Corporation. IBM CoreConnect bus cores. Data Sheet. 2006.
XILINX, Inc. PLBV46 to DCR Bridge. Version 1.00a. Data Sheet. Apr. 12, 2007.
IBM Corporation. Attaching PowerPC 405 Core to PLB Crossbar Arbiter. Application Note. Sep. 2009.
UG200 (v1.1), “Embedded Processor Block in Virtex-5 FPGAs”, Mar. 31, 2008, 327 pages, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
U.S. Appl. No. 12/043,097, filed Mar. 5, 2008, Ansari, Ahmad R., et al., entitled “A Processor Block Asic Core for Embedding in an Integrated Circuit”, Xilinx, Inc. 2100 Logic Drive, San Jose, California 95124.
IBM Doc. No. SA-14-2538-04, “128-bit Processor Local Bus Architecture Specifications”, Ver. 4.6, Jul. 2004, 184 pages.
UG200 (v1.0), “Embedded Processor Block in Virtex-5 FPGAs”, Jan. 15, 2008, 323 pages, Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Ansari Ahmad R.
Appelbaum Jeffery H.
Li Kam-Wing
Murray James J.
King John J.
Rinehart Mark
Spittle Matthew D
Webostad W. Eric
XILINX Inc.
LandOfFree
Translation of commands in an interconnection of an embedded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translation of commands in an interconnection of an embedded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation of commands in an interconnection of an embedded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4238037