Translation lookaside buffer prediction mechanism

Details Translation lookaside buffer prediction mechanism Translation lookaside buffer prediction mechanism

2007-01-09

2007-01-09

Nguyen, Hiep T. (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S137000

Reexamination Certificate

active

10726885

ABSTRACT:
According to one embodiment a central processing unit (CPU) is disclosed. The CPU includes a translation lookaside buffer (TLB). The TLB predicts a set index value prior to the generation of an effective address.

REFERENCES:
patent: 5893930 (1999-04-01), Song

Affiliated with

Also associated with

Rating

Translation lookaside buffer prediction mechanism does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translation lookaside buffer prediction mechanism, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation lookaside buffer prediction mechanism will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3788999