Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2011-03-22
2011-03-22
Ellis, Kevin L (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S154000, C711S162000, C711S207000, C707S821000
Reexamination Certificate
active
07913057
ABSTRACT:
A system that, at a process checkpoint, pauses the process to copy the system state for the process and then copies pages of the process in memory to disk storage while the process continues to run. When a write to a page by the process is to occur that requires a translation from a virtual address to a physical address the write is intercepted. The page that is being modified is duplicated and then the process is allowed to modify the page and continue. The duplicate page is then stored as part of the checkpoint copy.
REFERENCES:
patent: 5255384 (1993-10-01), Sachs et al.
patent: 6633967 (2003-10-01), Duncan
patent: 6745306 (2004-06-01), Willman et al.
patent: 6907600 (2005-06-01), Neiger et al.
patent: 7287124 (2007-10-01), Cohen
patent: 7529897 (2009-05-01), Waldspurger et al.
patent: 2005/0102396 (2005-05-01), Hipp
patent: 2006/0004860 (2006-01-01), Liedes et al.
Donlin Patrick John
Raymond Michael A.
Bradley Matthew
Ellis Kevin L
Graphics Properties Holdings, Inc.
Sunstein Kann Murphy & Timbers LLP
LandOfFree
Translation lookaside buffer checkpoint system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translation lookaside buffer checkpoint system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation lookaside buffer checkpoint system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2779655