Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – Addressing cache memories
Patent
1997-05-30
2000-05-16
Nguyen, Hiep T.
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
Addressing cache memories
711122, 711128, 711207, 711211, 365 49, G06F 1208
Patent
active
060650915
ABSTRACT:
For use in an x-86 processor having a physically-addressable cache and an associated translation look-aside buffer (primary TLB) that stores corresponding logical and physical addresses for addressing the cache, a circuit for increasing a retrieval speed of a line from the cache. In one embodiment, the circuit comprises: 1) a TLB slice, located proximate the cache, that contains copies of portions of the physical addresses stored in the primary TLB and returns one of the portions as a function of a portion of a logical address supplied thereto; and 2) a decoder, coupled to the TLB slice, that decodes the one of the portions to yield multiplexer selection signals, the TLB slice and the decoder cooperating to increase the retrieval speed by avoiding logic circuitry interposed between the primary TLB and the cache.
REFERENCES:
patent: 5226133 (1993-07-01), Taylor et al.
patent: 5412787 (1995-05-01), Forsyth et al.
patent: 5694573 (1997-12-01), Cheong et al.
patent: 5813031 (1998-09-01), Chou et al.
Nguyen Hiep T.
VIA-Cyrix Inc.
LandOfFree
Translation look-aside buffer slice circuit and method of operat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translation look-aside buffer slice circuit and method of operat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation look-aside buffer slice circuit and method of operat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-268745