Translation and protection table and method of using the...

Details Translation and protection table and method of using the... Translation and protection table and method of using the...

2005-02-22

2005-02-22

Padmanabhan, Mano (Department: 2188)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S207000

Reexamination Certificate

active

06859867

ABSTRACT:
A host may be coupled to a switched fabric and include a processor, a host memory coupled to the processor and a host-fabric adapter coupled to the host memory and the processor and be provided to interface with the switched fabric. The host-fabric adapter accesses a translation and protection table from the host memory for a data transaction. The translation and protection table entries include a region identifier field and a protection domain field used to validate an access request.

REFERENCES:
patent: 5581722 (1996-12-01), Welland
patent: 5915088 (1999-06-01), Basavaiah et al.
patent: 6163834 (2000-12-01), Garcia et al.
patent: 6243787 (2001-06-01), Kagan et al.
patent: 6243829 (2001-06-01), Chan
patent: 6345347 (2002-02-01), Biran
patent: 6421769 (2002-07-01), Teitenberg et al.
patent: 20020062402 (2002-05-01), Regnier et al.
patent: 20030163647 (2003-08-01), Cameron et al.

Affiliated with

Also associated with

Rating

Translation and protection table and method of using the... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Translation and protection table and method of using the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translation and protection table and method of using the... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3473724