Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2005-10-11
2011-11-08
Thai, Tuan V. (Department: 2185)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S100000, C711S147000, C711S154000, C711S200000
Reexamination Certificate
active
08055877
ABSTRACT:
A method of responding to an attempt to write a memory address including a target instruction which has been translated to a host instruction for execution by a host processor including the steps of marking a memory address including a target instruction which has been translated to a host instruction, detecting a memory address which has been marked when an attempt is made to write to the memory address, and responding to the detection of a memory address which has been marked by protecting a target instruction at the memory address until it has been assured that translations associated with the memory address will not be utilized before being updated.
REFERENCES:
patent: 3863228 (1975-01-01), Taylor
patent: 4458316 (1984-07-01), Fry et al.
patent: 4467411 (1984-08-01), Fry et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4530050 (1985-07-01), Fukunaga et al.
patent: 4590549 (1986-05-01), Burrage et al.
patent: 4598402 (1986-07-01), Matsumoto et al.
patent: 4607331 (1986-08-01), Goodrich, Jr. et al.
patent: 4825412 (1989-04-01), Sager et al.
patent: 4896257 (1990-01-01), Ikeda et al.
patent: 4914577 (1990-04-01), Stewart et al.
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 4954942 (1990-09-01), Masuda et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5138708 (1992-08-01), Vosbury
patent: 5142672 (1992-08-01), Johnson et al.
patent: 5197144 (1993-03-01), Edenfield et al.
patent: 5239646 (1993-08-01), Kimura
patent: 5247628 (1993-09-01), Grohoski
patent: 5247648 (1993-09-01), Watkins et al.
patent: 5274815 (1993-12-01), Trissel et al.
patent: 5282274 (1994-01-01), Liu
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5349658 (1994-09-01), O'Rourke et al.
patent: 5361340 (1994-11-01), Kelly et al.
patent: 5410658 (1995-04-01), Sawase et al.
patent: 5437017 (1995-07-01), Moore et al.
patent: 5442766 (1995-08-01), Chu et al.
patent: 5463767 (1995-10-01), Joichi et al.
patent: 5465337 (1995-11-01), Kong et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5481685 (1996-01-01), Nguyen et al.
patent: 5481719 (1996-01-01), Ackerman et al.
patent: 5507030 (1996-04-01), Sites
patent: 5517615 (1996-05-01), Sefidvash et al.
patent: 5526510 (1996-06-01), Akkary et al.
patent: 5528755 (1996-06-01), Beardsley et al.
patent: 5537559 (1996-07-01), Kane et al.
patent: 5546552 (1996-08-01), Coon et al.
patent: 5553255 (1996-09-01), Jain et al.
patent: 5561814 (1996-10-01), Glew et al.
patent: 5564018 (1996-10-01), Flores et al.
patent: 5564104 (1996-10-01), Yamashita et al.
patent: 5564111 (1996-10-01), Glew et al.
patent: 5566298 (1996-10-01), Boggs et al.
patent: 5568614 (1996-10-01), Mendelson et al.
patent: 5574922 (1996-11-01), James
patent: 5574927 (1996-11-01), Scantlin et al.
patent: 5577231 (1996-11-01), Scalzi et al.
patent: 5581722 (1996-12-01), Welland
patent: 5598546 (1997-01-01), Blomgren
patent: 5598560 (1997-01-01), Benson
patent: 5604753 (1997-02-01), Bauer et al.
patent: 5613083 (1997-03-01), Glew et al.
patent: 5613090 (1997-03-01), Willems
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5644742 (1997-07-01), Shen et al.
patent: 5701493 (1997-12-01), Jaggar
patent: 5721927 (1998-02-01), Baraz et al.
patent: 5732235 (1998-03-01), Kahle et al.
patent: 5740391 (1998-04-01), Hunt
patent: 5768567 (1998-06-01), Klein et al.
patent: 5790825 (1998-08-01), Traut
patent: 5792970 (1998-08-01), Mizobata
patent: 5805490 (1998-09-01), Machida
patent: 5832205 (1998-11-01), Kelly et al.
patent: 5838948 (1998-11-01), Bunza
patent: 5875340 (1999-02-01), Quarnstrom et al.
patent: 5926832 (1999-07-01), Wing et al.
patent: 5930832 (1999-07-01), Heaslip et al.
patent: 5946474 (1999-08-01), Skogby
patent: 5958061 (1999-09-01), Kelly et al.
patent: 5963737 (1999-10-01), Mealey et al.
patent: 6031992 (2000-02-01), Cmelik et al.
patent: 6038661 (2000-03-01), Yoshioka et al.
patent: 6079003 (2000-06-01), Witt et al.
patent: 6142682 (2000-11-01), Skogby
patent: 6199152 (2001-03-01), Kelly et al.
patent: 6208543 (2001-03-01), Tupari et al.
patent: 6266752 (2001-07-01), Witt et al.
patent: 6356615 (2002-03-01), Coon et al.
patent: 6415379 (2002-07-01), Keppel et al.
patent: 6571316 (2003-05-01), D'Souza et al.
patent: 6615300 (2003-09-01), Banning et al.
patent: 6738893 (2004-05-01), Rozas
patent: 6880152 (2005-04-01), Torvalds et al.
patent: 0651331 (1995-03-01), None
patent: 0742512 (1996-11-01), None
patent: 5363820 (1978-06-01), None
patent: 6054048 (1985-03-01), None
patent: 01100638 (1989-04-01), None
patent: 01255933 (1989-10-01), None
patent: 02213942 (1990-08-01), None
patent: 0330022 (1991-02-01), None
patent: 03255535 (1991-11-01), None
patent: 03269628 (1991-12-01), None
patent: 4246728 (1992-09-01), None
patent: 6266553 (1994-09-01), None
patent: 7505242 (1995-06-01), None
patent: 96/30829 (1996-03-01), None
Ando et al., “Unconstrained Speculative Execution with Predicated State Buffering”, System LSI Laboratory, Japan, pp. 126-130, Association of Computing Machinery, 1995.
Andrews et al., “Migrating a CISC Computer Family onto RISC via Object Code Translation”, Tandem Computers, Cupertino, California, pp. 213-2222, Association of Computing Machinery, 1992.
Bedichek, “Talisman Fast and Accurate Multicomputer Simulation”, Lab for Computer Science, Cambridge, Massachusetts, Association of Computing Machinery, 1995.
Cmelik et al., “Shade: A Fast Instruction Set Simulator for Execution Profiling”, Association for Computing Machinery, 1994.
Ebcioglu et al., “Daisy: Dynamic Compilation for 100% Architectural Compatibility”, Annual International Symposium on Computer Architecture, IBM Thomas J. Watson Research Center, Yorktown Heights, New York, Jun. 2, 1997, pp. 26-37.
Halfhill, “Emulation: RISC's Secret Weapon”, Special Report: The RISC Decision, BYTE, Apr. 1994.
IBM Technical Disclosure Bulletin, “Gathering Store Instructions in a Superscalar Processor”, XP 0006382245, vol. 39, No. 9, Sep. 1996, pp. 103-105.
IBM TDB, May 1994, vol. 37, Issue 5, pp. 249-250.
Kumar et al., “Emulation Verification of the Motorola 68060”, Motorola Inc., Austin, Texas, IEEE 1995.
May, “Mimic: A Fast System/370 Simulator”, IBM Thomas J. Watson Research Center, New York, Association of Computing Machinery, 1987.
Note et al., “Rapid Prototyping of DSP Systems: Requirements and Solutions”, Philips ITCL, Belgium, IEEE 1995.
“Parallel Processing Mechanism”, compiled by Yoshizo Takahashi, first edition published Aug. 25, 1989 by Maruzen, pp. 186-199.
Silberman G M et al., “An Architectural Framework for Migration From CISC to Higher Performance Platforms”, Jul. 19, 1992 International Conference on Supercomputing Conference Proceedings, pp. 198-215.
Tremblay et al., “A Fast and Flexible Perofrmance Simulator for Micro-Architecture Trade-Off Anaylsis in Ultrasparc-I”, 32ndDesign Automation Conference, San Francisco, California, 1995.
Witchel et al., “Embra Fast and Flexible Machine Simulation”, Sigmetrics ACM, 1996, pp. 68-79.
Cmelik Robert F.
Kelly Edmund J.
Wing Malcolm J.
LandOfFree
Translated memory protection apparatus for an advanced... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Translated memory protection apparatus for an advanced..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Translated memory protection apparatus for an advanced... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4266075